IP Library Granted Patent US 8,516,348
Granted Patent B2
US 8,516,348 · App. 13/495,922 · Granted Aug 20, 2013

Systems and methods for enhanced media defect detection

Inventors: Weijun Tan (Longmont, CO); Hongwei Song (Longmont, CO); Shaohua Yang (Santa Clara, CA)
Assignee: AGERE Systems Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,516,348
App. No.
13/495,922
Granted
Aug 20, 2013
Kind
B2
Abstract

Various embodiments of the present invention provide systems and methods for detecting storage medium defects. As one example, a media defect detection system is disclosed that includes a data detector circuit that applies a detection algorithm to the data input and provides a hard output and a soft output. A first circuit combines a first derivative of the hard output with a derivative of the data input to yield a first combined signal. A second circuit combines a second derivative of the hard output with a derivative of the first combined signal to yield a second combined signal. A third circuit combines a derivative of the soft output with the second combined signal and a threshold value to yield a defect signal.

Claims (62)

1. A media defect detection system, the system comprising:

a data detector circuit operable to apply a detection algorithm to a data set to yield a detected output, wherein the detected output includes both a soft output and a hard output;

a combining circuit operable to generate a comparison value by multiplying a first signal derived from the soft output and a second signal derived from the hard output; and

a defect detection circuit operable to determine a defect based at least in part on the comparison value.

2. The media defect detection system of claim 1 , wherein the media defect detection system is implemented as part of an integrated circuit.

3. The media defect detection system of claim 1 , wherein the media defect detection system is implemented as part of a storage device.

4. The media defect detection system of claim 3 , wherein the storage device includes a storage medium, and wherein the data set is derived from the storage medium.

5. The media defect detection system of claim 1 , wherein the detection algorithm is a maximum a posteriori algorithm.

6. The media defect detection system of claim 1 , wherein the combining circuit is further operable to generate the comparison value based on the data set.

7. The media defect detection system of claim 6 , wherein the combining circuit comprises:

a first multiplier circuit operable to multiply a first derivative of the hard output by a derivative of the data set to yield a first combined signal;

a ratio circuit operable to calculate a ratio of a second derivative of the hard output and a derivative of the first combined signal to yield the second signal derived from the hard output; and

a second multiplier circuit operable to multiply the first signal derived from the soft output by the second signal derived from the hard output to yield the comparison value.

8. The media defect system of claim 7 , wherein the system further comprises:

a first filter circuit operable to filter the hard output to yield a first filtered output, wherein the first derivative of the hard output is the first filtered output;

a squaring circuit operable to square the first filtered output to yield a squared output;

a second filter circuit operable to filter the squared output to yield a second filtered output, wherein the second derivative of the hard output is the second filtered output.

9. The media defect system of claim 7 , wherein the derivative of the data set is selected from a group consisting of: the data set, and a filtered version of the data set.

10. The media defect system of claim 7 , wherein the system further comprises:

a first filter circuit operable to filter the soft output to yield a first filtered output;

a magnitude circuit operable to yield a magnitude of the first filtered output to yield a magnitude output;

a second filter circuit operable to filter the magnitude output to yield a second filtered output;

a normalizing circuit operable to normalize the second filtered output to yield a normalized output; and

a third filter circuit operable to filter the normalized output to yield the first signal derived from the soft output.

11. The media defect system of claim 10 , wherein the second filter circuit is an envelope filter circuit.

12. The media defect detection system of claim 1 , wherein the defect detection circuit comprises:

a comparator circuit operable to compare the comparison value with a threshold value to determine the defect.

13. The media defect system of claim 12 , wherein the threshold value is programmable.

14. A storage device, the storage device comprising:

a storage medium;

a read head disposed in relation to the storage medium and operable to sense information from the storage medium to yield a sensed data;

an analog to digital converter circuit operable to convert the sensed data to a data set;

a read channel circuit including:

a data detector circuit operable to apply a detection algorithm to the data set to yield a detected output, wherein the detected output includes both a soft output and a hard output;

a combining circuit operable to generate a comparison value by multiplying a first signal derived from the soft output and a second signal derived from the hard output; and

a defect detection circuit operable to determine a location of a defect on the storage medium based at least in part on the comparison value.

15. The storage device of claim 14 , wherein the combining circuit is further operable to generate the comparison value based on the data set.

16. The storage device of claim 15 , wherein the combining circuit comprises:

a first multiplier circuit operable to multiply a first derivative of the hard output by a derivative of the data set to yield a first combined signal;

a ratio circuit operable to calculate a ratio of a second derivative of the hard output and a derivative of the first combined signal to yield the second signal derived from the hard output; and

a second multiplier circuit operable to multiply the first signal derived from the soft output by the second signal derived from the hard output to yield the comparison value.

17. A method for media defect detection, the method comprising:

receiving a data input;

performing a data detection on the data input, wherein the data detection yields a hard output and a soft output;

combining at least a derivative of the hard output with a derivative of a soft output to yield a comparison value by multiplying a first signal derived from the soft output and a second signal derived from the hard output; and

comparing the comparison value with a threshold value to yield a defect output.

18. The method of claim 17 , wherein combining the at least the derivative of the hard output with the derivative of a soft output further comprises:

combining a derivative of the data set with the derivative of the hard output and the derivative of the soft output to yield the comparison value.

19. The method of claim 17 , wherein combining the derivative of the data set with the derivative of the hard output and the derivative of the soft output to yield the comparison value is done in a combining circuit, and wherein the combining circuit comprises:

a first multiplier circuit operable to multiply a first derivative of the hard output by a derivative of the data set to yield a first combined signal;

a ratio circuit operable to calculate a ratio of a second derivative of the hard output and a derivative of the first combined signal to yield the second signal derived from the hard output; and

a second multiplier circuit operable to multiply the first signal derived from the soft output by the second signal derived from the hard output to yield the comparison value.

20. The method of claim 19 , wherein the combining circuit further comprises:

a first filter circuit operable to filter the hard output to yield a first filtered output, wherein the first derivative of the hard output is the first filtered output;

a squaring circuit operable to square the first filtered output to yield a squared output;

a second filter circuit operable to filter the squared output to yield a second filtered output, wherein the second derivative of the hard output is the second filtered output.

21. The method of claim 19 , wherein the combining circuit further comprises:

a first filter circuit operable to filter the soft output to yield a first filtered output;

a magnitude circuit operable to yield a magnitude of the first filtered output to yield a magnitude output;

a second filter circuit operable to filter the magnitude output to yield a second filtered output;

a normalizing circuit operable to normalize the second filtered output to yield a normalized output; and

a third filter circuit operable to filter the normalized output to yield the first signal derived from the soft output.

Assignments (11)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2012
From: TAN, WEIJUN; SONG, HONGWEI; YANG, SHAOHUA
To: AGERE SYSTEMS INC.
Reel/Frame 028370/0780 →
Continuity (2)
Continuation 12399713 · Mar 6, 2009
Related Publication 20120254679A1 · Oct 4, 2012