IP Library Patent Application 13504685
Patent Application
App. No. 13/504,685

CALIBRATION SCHEME FOR ANALOG-TO-DIGITAL CONVERTER

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/504,685
Abstract

An analog-to-digital converter (ADC) apparatus comprising an input signal connector, an output signal port, two or more sub-ADCs, a digital signal processing (DSP) block, wherein the result from each sub-ADC is used by the DSP block to output data with increased performance and perform calibration of each sub-ADC independently while the other sub-ADCs and the DSP block operate and output data normally.

Claims (13)

1 . An analog-to-digital converter (ADC) apparatus configured to output data with increased performance, comprising:

an input signal connector;

an output signal port;

two or more sub-ADCs, each sub-ADC having an output; and

a digital signal processing (DSP) block configured to receive the output of each sub-ADC, the DSP being configured to perform calibration of each sub-ADC independently while the other sub-ADCs and the DSP block are configured to operate and output data normally.

2 . The apparatus of claim 1 , wherein an analog input signal is passed through separate blocks prior to being applied at the input of each sub-ADC.

3 . An analog-to-digital converter (ADC) configured to output data with increased performance, comprising:

an input signal connector;

an output signal port;

two or more sub-ADCs, each sub-ADC having an output;

a digital signal processing (DSP) block configured to receive the output of each sub-ADC, the DSP being configured to perform calibration of each sub-ADC independently while the other sub-ADCs and the DSP block are configured to operate and output data normally; and

a control mechanism configured to sequence the calibration of each channel and, during operation, configured to continuously maintain optimum performance of all sub-ADCs and the DSP block.

4 . The apparatus of claim 3 , wherein an analog input signal is passed through separate blocks prior to being applied at the input of each sub-ADC.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2014
From: HITTITE MICROWAVE NORWAY AS
To: HITTITE MICROWAVE CORPORATION
Reel/Frame 032923/0058 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 6, 2012
From: MOLDSVOR, OYSTEIN; HERNES, BJORNAR; LOKKEN, IVAR
To: HITTITE MICROWAVE NORWAY AS
Reel/Frame 028734/0575 →