IP Library Granted Patent US 9,124,346
Granted Patent B2
US 9,124,346 · App. 13/514,528 · Granted Sep 1, 2015

Switching gates mixer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,124,346
App. No.
13/514,528
Granted
Sep 1, 2015
Kind
B2
Abstract

This invention concerns a sub-harmonic homodyne mixer suitable for operation at the millimeter waveband (MMW); for instance the 60 GHz RF radio band. The mixer comprises: A first pair of transistors connected together with common source and common drain, and having an input port across their gates to receive the in-phase voltage signal from a local oscillator. A second pair of transistors also connected together with common source and common drain, and having an input port across their gates to receive the quadrature voltage signal from the local oscillator. Wherein, an input voltage port is defined directly across the common sources of the first and second pairs of transistors, and an output voltage port is defined between the common drains of the first pair of transistors and the common drains of the second pair of transistors. According to another aspect the present invention is a transceiver comprising a mixer according to the first aspect.

Claims (5)

1. A sub-harmonic, homodyne, switching gates mixer for operation in a millimeter wave band (MMW), comprising:

a first pair of transistors connected together with a common source and a common drain, and having an input port across their gates to receive an in-phase voltage signal from a local oscillator;

a second pair of transistors connected together with a common source and a common drain, and having an input port across their gates to receive a quadrature voltage signal from the local oscillator;

wherein an input voltage port is defined directly across the common source of the first pair of transistors and the common source of the second pair of transistors, and an output voltage port is defined between the common drain of the first pair of transistors and the common drain of the second pair of transistors.

2. A transceiver comprising a sub-harmonic, homodyne, switching gates mixer according to claim 1 .

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2017
From: NITERO, INC.; NITERO PTY. LTD.
To: ADVANCED MICRO DEVICES, INC.; AMD FAR EAST LTD.
Reel/Frame 041966/0913 →
CORRECTIVE ASSIGNMENT TO CORRECT THE DATE OF EXECUTION ON THE ASSIGNMENT PREVIOUSLY RECORDED ON REEL 030191 FRAME 0270. ASSIGNOR(S) HEREBY CONFIRMS THE IMPROPERLY ENTERED DATE OF 05/16/2001. IT SHOULD READ 05/16/2011. Recorded Jun 4, 2013
From: NATIONAL ICT AUSTRALIA LIMITED
To: NICTA IPR PTY LIMITED
Reel/Frame 030639/0447 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2013
From: NICTA IPR PTY LIMITED
To: NITERO PTY LIMITED
Reel/Frame 030200/0622 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 10, 2013
From: NATIONAL ICT AUSTRALIA LIMITED
To: NICTA IPR PTY LIMITED
Reel/Frame 030191/0270 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2012
From: SKAFIDAS, STAN; ZHANG, FAN
To: NATIONAL ICT AUSTRALIA LIMITED
Reel/Frame 029019/0760 →