IP Library Granted Patent US 9,338,881
Granted Patent B2
US 9,338,881 · App. 13/531,959 · Granted May 10, 2016

Manufacturing a printed circuit board with reduced dielectric loss

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,338,881
App. No.
13/531,959
Granted
May 10, 2016
Kind
B2
Abstract

In a particular embodiment, a method of manufacturing a printed circuit board (‘PCB’) with reduced dielectric loss includes fabricating conductive traces disposed upon layers of dielectric material; and fabricating the layers of dielectric material, including core layers and prepreg layers, with one or more of the layers of dielectric material including pockets of air that reduce an overall relative dielectric constant of the PCB. In the particular embodiment, the conductive traces are disposed upon layers of the dielectric material orthogonally with respect to one another and the pockets of air are aligned at an angle of 45 degrees with respect to the conductive traces.

Claims (8)

1. A method of manufacturing a printed circuit board (‘PCB’) with reduced dielectric loss, the method comprising:

fabricating conductive traces disposed upon layers of dielectric material; and

fabricating the layers of dielectric material, including core layers and prepreg layers, with one or more of the layers of dielectric material including pockets of air that reduce an overall relative dielectric constant of the PCB, wherein:

the conductive traces are disposed upon layers of the dielectric material orthogonally with respect to one another; and

the pockets of air are aligned at an angle of 45 degrees with respect to the conductive traces.

2. The method of claim 1 wherein the pockets of air are aligned with at least some of the conductive traces.

3. The method of claim 1 wherein the layers of dielectric material that include pockets of air are prepreg layers only.

4. The method of claim 1 wherein the layers of dielectric material that include pockets of air comprise both prepreg layers and core layers.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 6, 2019
From: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE LTD.
To: LENOVO INTERNATIONAL LIMITED
Reel/Frame 050301/0494 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 30, 2016
From: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE. LTD.
To: LENOVO INTERNATIONAL LIMITED
Reel/Frame 039872/0136 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE. LTD.
Reel/Frame 034194/0111 →