IP Library Granted Patent US 8,509,698
Granted Patent B2
US 8,509,698 · App. 13/532,410 · Granted Aug 13, 2013

Method and system for a programmable interference suppression module

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,509,698
App. No.
13/532,410
Granted
Aug 13, 2013
Kind
B2
Abstract

Aspects of a method and system for a programmable interference suppression module may include receiving a communication signal comprising one or more desired signal, and one or more undesired signals. The communication signal may be utilized to generate estimated channel state information. The estimated channel state information may be formatted for use in interference suppression. A reduced interference signal may be generated from a delayed version of said communications signal and the estimated channel state information, wherein the one or more undesired signals may be attenuated. The reduced interference signal may be formatted for post-processing. The desired signals may comprise WCDMA and/or HSDPA signals, and the undesired signals may be inter-cell and/or intra-cell interference. Further processing may comprise HSDPA processing and/or RAKE finger processing. The communication signal may be a Universal Mobile Telecommunication System (UMTS) compliant signal.

Claims (37)

1. A method for signal processing, comprising:

generating, by a wireless communication device from a communications signal comprising a desired signal and an undesired signal, estimated channel state information; and

attenuating, by said wireless communication device, said undesired signal utilizing a delayed version of said communications signal and said estimated channel state information.

2. The method of claim 1 , wherein said generating said estimated channel state information comprises:

receiving a multipath signal, said multipath signal being transmitted from a base transceiver station (BTS).

3. The method of claim 2 , wherein said generating said estimated channel state information comprises:

computing said estimated channel state information in a processor; and

communicating said estimated channel state information to a receiver, an interference cancellation module, and to memory.

4. The method of claim 3 , further comprising:

computing or selecting an interference cancellation parameter value to control signal interference cancellation performance of said interference cancellation module.

5. The method of claim 4 , further comprising:

receiving chip-level baseband signals; and

selecting individual multipath signals.

6. The method of claim 5 , wherein said selecting individual multipath signals comprises:

processing said individual multipath signals utilizing an iterative method for interference cancellation.

7. The method of claim 6 , wherein processing said individual multipath signals comprises:

iterative processing said individual multipath signals using weighting and addback iterations.

8. The method of claim 5 , further comprising:

receiving said individual multipath signals from a plurality of receiving antennas.

9. The method of claim 2 , further comprising:

determining a pseudo-noise (PN) sequence for the BTS.

10. The method of claim 9 , further comprising: configuring a per-cell module with a corresponding PN sequence.

11. An interference cancellation module in a wireless communication device for signal processing, comprising:

an interference cancellation preprocessor configured to generate, from a communications signal comprising a desired signal and an undesired signal, estimated channel state information; and

an interference cancellation core processor configured to attenuate said undesired signal utilizing a delayed version of said communications signal and said estimated channel state information.

12. The interference cancellation module of claim 11 , wherein said interference cancellation core processor is further configured to execute instructions.

13. The interference cancellation mobile of claim 11 , wherein said interference cancellation preprocessor is further configured to receive a multipath signal, said multipath signal being transmitted from a base transceiver station (BTS).

14. The interference cancellation module of claim 13 , further comprising;

a processor configured to determine a pseudo-noise (PN) sequence for the BTS.

15. The interference cancellation module of claim 14 , wherein said processor is further configured to configure a per-cell module with a corresponding PN sequence.

16. The interference cancellation module of claim 13 , wherein said multipath signals are received from a plurality of antennas.

17. The interference cancellation module of claim 11 , further comprising:

an interference cancellation postprocessor configured to communicate said estimated channel state information to a receiver and to memory.

18. The interference cancellation module of claim 17 , wherein said interference cancellation core processor is further configured to compute or select an interference cancellation parameter value to control signal interference cancellation performance.

19. The interference cancellation module of claim 18 , wherein said interference cancellation core processor is configured to receive chip-level baseband signals and to select individual multipath signals.

20. The interference cancellation module of claim 19 , wherein said interference cancellation core processor is further configured to process said select individual multipath signals utilizing an iterative method for interference cancellation.

21. The interference cancellation module of claim 20 , wherein said iterative method comprises using weighting and addback iterations.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2012
From: HAHM, MARK; LUO, WEI; SUTHARSAN, THIRUNATHAN; DU PREEZ, ANDREW; LIU, BIN; WU, JUN; CATREUX-ERCEG, SEVERINE; WANG, SHUANGQUAN
To: BROADCOM CORPORATION
Reel/Frame 028438/0785 →