IP Library Granted Patent US 8,743,518
Granted Patent B1
US 8,743,518 · App. 13/545,214 · Granted Jun 3, 2014

Protection circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,743,518
App. No.
13/545,214
Granted
Jun 3, 2014
Kind
B1
Abstract

A protection circuit for electronic circuitry comprising at least three diodes connected in series in such a manner that an anode terminal of a first diode is connected to a cathode terminal of a second diode to form a ring. A first terminal is connected between diodes of a first pair of consecutive diodes of the ring. A second terminal is connected between diodes of a second pair of consecutive diodes of the ring. The position of the first terminal is fixed and position of the second terminal is selectable in such a manner that a pre-determined turn-on voltage of the at least three diodes is obtained.

Claims (26)

1. A protection circuit comprising:

at least three diodes connected in series, wherein an anode terminal of a first diode is connected to a cathode terminal of a second diode to form a ring;

a first terminal connected between diodes of a first pair of consecutive diodes of the ring; and

a second terminal connected between diodes of a second pair of consecutive diodes of the ring, wherein the position of the first terminal is fixed and the position of the second terminal is selectable in such a manner that a pre-determined turn-on voltage of the at least three diodes is obtained.

2. The protection circuit of claim 1 , wherein the position of the second terminal is selectable using a design tool without re-designing, re-fabricating, or re-characterizing the protection circuit.

3. The protection circuit of claim 1 , wherein the first pair of consecutive diodes and the second pair of consecutive diodes are the same.

4. The protection circuit of claim 1 , wherein the first pair of consecutive diodes and the second pair of consecutive diodes are different.

5. The protection circuit of claim 1 , wherein the first terminal and the second terminal divide the ring in a first circuit and a second circuit when the first pair of consecutive diodes and the second pair of consecutive diodes are different, wherein the number of diodes in the first circuit and number of diodes in the second circuit depends on the position of the second terminal.

6. The protection circuit of claim 5 , wherein the first terminal is coupled to a first node of an electronic circuit to be protected, the first node being at least one of a ground terminal of the electronic circuit, a ground ring around the electronic circuit, a highly accelerated stress test (NAST) guard ring around the electronic circuit, or a biased highly accelerated stress test (BHAST) guard ring around the electronic circuit.

7. The protection circuit of claim 6 , wherein the second terminal is coupled to a second node of the electronic circuit, the second node being at least one of: a RF output terminal of the electronic circuit, or a bond pad of one of an input and output terminals of the electronic circuit.

8. The protection circuit of claim 6 , wherein the protection circuit is configured to protect the electronic circuit from an electrostatic discharge (ESD).

9. The protection circuit of claim 6 , wherein the first circuit is configured to conduct a negative polarity ESD pulse when a magnitude of a negative voltage at the second node exceeds a sum of turn-on voltages of the series connected diodes of the first circuit.

10. The protection circuit of claim 6 , wherein the second circuit is configured to conduct a positive polarity ESD pulse when a magnitude of a positive voltage at the second node exceeds a sum of turn-on voltages of the series connected diodes of the second circuit.

11. The protection circuit of claim 6 , wherein the electronic circuit is a radio frequency (RF) power amplifier circuit.

12. The protection circuit of claim 11 , wherein the protection circuit is configured to protect the RF power amplifier circuit from high voltages resulting from an impedance mismatch at an output terminal of the RF power amplifier circuit.

13. The protection circuit of claim 6 , wherein the first terminal is implemented in a metal layer of the electronic circuit.

14. The protection circuit of claim 1 , wherein a diode of the at least three diodes is at least one of a Bipolar Junction Transistor (BJT), a Field-Effect Transistor (FET), a Junction Gate Field-Effect Transistor (JFET), an Insulated Gate Bipolar Transistor (IGBT), a Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET), and a Schottky diode.

15. A protection circuit for protecting an electronic circuit from Electrostatic Static Discharge (ESD), the protection circuit comprising:

at least three diodes connected in series, wherein an anode terminal of a first diode is connected to a cathode terminal of a second diode to form a ring;

a first terminal coupled to a first node of the electronic circuit, wherein the first terminal corresponds to a common terminal between diodes of a first pair of consecutive diodes of the ring; and

a second terminal coupled to a second node of the electronic circuit, wherein the second terminal corresponds to a common terminal between diodes of a second pair of consecutive diodes, wherein the position of the first terminal is fixed and the position of the second terminal is selectable in such a manner that a pre-determined turn-on voltage of the at least three diodes is obtained.

16. The protection circuit of claim 15 , wherein the second pair of diode is selectable using a design tool without re-designing, re-fabricating, or re-characterizing the protection circuit.

17. The protection circuit of claim 15 , wherein the electronic circuit is a radio frequency (RF) power amplifier circuit, wherein the protection circuit is configured to protect the RF power amplifier circuit from high voltages resulting from an impedance mismatch at an output terminal of the RF power amplifier circuit.

18. The protection circuit of claim 15 , wherein the first terminal and the second terminal divide the ring in a first circuit and a second circuit, wherein the first pair of consecutive diodes and the second pair of consecutive diodes are different.

19. The protection circuit of claim 18 , wherein the first circuit is configured to conduct a negative polarity ESD pulse when a magnitude of a negative voltage at the second node exceeds a sum of turn-on voltages of the series connected diodes of the first circuit.

20. The protection circuit of claim 18 , wherein the second circuit is configured to conduct a positive polarity ESD pulse when a magnitude of a positive voltage at the second node exceeds a sum of turn-on voltages of the series connected diodes of the second circuit.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2017
From: II-VI OPTOELECTRONIC DEVICES, INC.
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 042551/0708 →
CHANGE OF NAME Recorded May 1, 2017
From: ANADIGICS, INC.
To: II-VI OPTOELECTRONIC DEVICES, INC.
Reel/Frame 042381/0761 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUS NUMBER 6790900 AND REPLACE IT WITH 6760900 PREVIOUSLY RECORDED ON REEL 034056 FRAME 0641. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Nov 21, 2016
From: ANADIGICS, INC.
To: SILICON VALLEY BANK
Reel/Frame 040660/0967 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 037973 FRAME: 0226. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded May 18, 2016
From: ANADIGICS, INC.
To: II-VI INCORPORATED
Reel/Frame 038744/0835 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2016
From: II-VI INCORPORATED
To: ANADIGICS, INC.
Reel/Frame 038119/0312 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Mar 1, 2016
From: ANADIGICS, INC.
To: II-IV INCORPORATED
Reel/Frame 037973/0226 →
RELEASE OF SECURITY INTEREST Recorded Mar 1, 2016
From: SILICON VALLEY BANK
To: ANADIGICS, INC.
Reel/Frame 037973/0133 →
SECURITY AGREEMENT Recorded Oct 27, 2014
From: ANADIGICS, INC.
To: SILICON VALLEY BANK
Reel/Frame 034056/0641 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2012
From: OZARD, KENNETH SEAN
To: ANADIGICS, INC.
Reel/Frame 028520/0863 →