IP Library Granted Patent US 8,866,457
Granted Patent B2
US 8,866,457 · App. 13/564,876 · Granted Oct 21, 2014

Voltage regulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,866,457
App. No.
13/564,876
Granted
Oct 21, 2014
Kind
B2
Abstract

A voltage regulator has a phase compensation circuit which changes consumption current according to load current thereby to reduce consumption current. The phase compensation circuit includes: a first transistor having a drain connected to an output terminal of an error amplifier circuit; a second transistor having a drain connected to a gate of the first transistor and a gate connected to the gate of the first transistor; a current mirror circuit connected to the output terminal of the error amplifier circuit, a drain of the first transistor, and the drain of the second transistor; and a capacitor connected between the gate of the second transistor and a drain of an output transistor. Thereby, current consumed by the phase compensation circuit can be changed according to the load current, resulting in that the voltage regulator consumes less current.

Claims (17)

1. A voltage regulator comprising:

an error amplifier circuit which amplifies and outputs the difference between a reference voltage and a divided voltage obtained by dividing a voltage output by an output transistor so as to control a gate of the output transistor; and

a phase compensation circuit,

wherein the phase compensation circuit comprises:

a first transistor having a drain thereof connected to an output terminal of the error amplifier circuit;

a second transistor having a drain thereof connected to a gate of the first transistor and a gate thereof connected to the gate of the first transistor through a resistor;

a current mirror circuit which comprises a voltage detector transistor detecting a voltage input to the gate of the output transistor, mirrors current flowing into the voltage detector transistor and supplies current to a drain of the first transistor and a drain of the second transistor; and

a first capacitor connected between a gate of the second transistor and a drain of the output transistor.

2. The voltage regulator according to claim 1 , wherein the current mirror circuit has an upper limit of current flowing into the voltage detector transistor set to a predetermined value.

3. The voltage regulator according to claim 2 , wherein the current mirror circuit is a cascode current mirror circuit, and the cascode current mirror circuit has at least one stage of a current mirror circuit section having a gate connected to an external circuit.

4. The voltage regulator according to claim 2 , wherein a depletion-type transistor, which has a gate thereof connected to a source thereof, is connected to a drain of the voltage detector transistor.

5. The voltage regulator according to claim 2 , comprising:

a third transistor having a source thereof connected to the drain of the voltage detector transistor and a gate thereof connected to a source thereof;

a fourth transistor having a source thereof connected to the drain of the voltage detector transistor and a gate thereof connected to the gate of the third transistor;

a fifth transistor having a drain thereof connected to a drain of the fourth transistor, a gate thereof connected to a drain thereof, and a source thereof grounded;

a sixth transistor having a drain thereof connected to the drain of the third transistor, and a gate thereof connected to the gate of the fifth transistor; and

a first resistor having the other end thereof, which is connected to a source of the sixth transistor, grounded.

Assignments (5)
CHANGE OF ADDRESS Recorded Jun 8, 2023
From: ABLIC INC.
To: ABLIC INC.
Reel/Frame 064021/0575 →
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2012
From: ENDO, DAIKI; HENG, SOCHEAT
To: SEIKO INSTRUMENTS INC.
Reel/Frame 028712/0646 →