IP Library Granted Patent US 9,343,988
Granted Patent B2
US 9,343,988 · App. 13/567,039 · Granted May 17, 2016

Current mode regulator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,343,988
App. No.
13/567,039
Granted
May 17, 2016
Kind
B2
Abstract

Circuits, systems, and methods of current mode regulation include a primary side for receiving an input signal and a secondary for outputting an output signal. A regulator spans the primary and secondary sides in a configuration by which the input signal may be rectified and thereafter provided to the output node as an output signal. A current monitor is provided at the output node for comparing the output signal to a reference. A communication link is included for providing feedback to the primary side of the regulator for use in regulating the signal.

Claims (46)

1. A current mode regulator circuit comprising:

a primary side for receiving an input signal at an input node, the primary side operably coupled to:

a secondary side for receiving a signal from the primary side, the secondary side having an output node for outputting an output signal;

a regulator spanning the primary and secondary sides whereby the input signal may be rectified and provided to the output node;

a current monitor at the output node for comparing the output signal to a reference; and

a first isolated communication link for providing feedback from the monitored output node to the primary side of the regulator;

a second isolated communication link for providing feedback from the monitored output node to a flyback regulator; and

wherein the regulator is configured for using the feedback to regulate the signal provided to the output node.

2. The current mode regulator circuit of claim 1 wherein the reference further comprises a charge stored on one or more floating gates.

3. The current mode regulator circuit of claim 1 wherein the communication link is isolated.

4. The current mode regulator circuit of claim 1 wherein the communication link further comprises an optical communication device.

5. The current mode regulator circuit of claim 1 wherein the communication link further comprises a primary side element inductively coupled with a secondary side element.

6. The current mode regulator circuit of claim 1 wherein the communication link further comprises two or more correspondingly aligned coils.

7. The current mode regulator circuit of claim 1 wherein the communication link further comprises a primary side element capacitively coupled with a secondary side element.

8. The current mode regulator circuit of claim 1 wherein the regulator is an LLC converter.

9. An electronic system comprising:

a current mode regulator having a primary side for receiving an input signal at an input node, the primary side operably coupled to:

a secondary side for receiving a signal from the primary side, the secondary side having an output node for outputting an output signal;

a first regulator spanning the primary and secondary sides whereby the input signal may be rectified and provided to the output node;

a current monitor at the output node for comparing the output signal to a reference; and

an isolated communication link for providing feedback from the monitored output node to the primary side of the first regulator;

wherein the first regulator is configured for using the feedback to regulate the signal provided to the output node; and

a stand-by power supply, further comprising:

a second regulator operably coupled to a primary side voltage;

a standby regulator; and

a second isolated communication link for providing feedback from the monitored output node to the primary side of the second regulator;

wherein the stand-by power supply is adapted to be responsive to feedback passed from the stand-by regulator to the second regulator through the communication link.

10. The electronic system of claim 9 wherein the reference further comprises a charge stored on one or more floating gates.

11. The electronic system of claim 9 wherein the second regulator includes a fly-back converter.

12. The electronic system of claim 9 wherein at least one communication link further comprises an optical communication device.

13. The electronic system of claim 9 wherein at least one communication link further comprises a primary side element inductively coupled with a secondary side element.

14. The electronic system of claim 9 wherein at least one communication link further comprises two or more correspondingly aligned coils.

15. The electronic system of claim 9 wherein at least one communication link further comprises a primary side element capacitively coupled with a secondary side element.

16. A method for current mode regulation comprising the steps of:

receiving an input signal at an input node to a primary side;

rectifying the input signal and regulating the passing of the rectified signal to an isolated secondary side having an output node for outputting an output signal;

rectifying the signal passed to the secondary side and passing the rectified secondary side signal to the output node;

monitoring the signal at the output node for comparison with a reference;

while maintaining isolation between the secondary side and the primary side with a first isolation circuit, providing feedback from the monitored output node to the primary side;

providing second feedback through a second isolation circuit to a flyback regulator; and

using the feedback for regulating the signal provided to the output node.

17. The method for current mode regulation of claim 16 wherein the step of monitoring the signal at the output node for comparison with a reference further comprises the step of storing a charge on one or more floating gates.

18. The method for current mode regulation of claim 16 wherein the step of monitoring the signal at the output node for comparison with a reference further comprises the step of using a bandgap reference.

19. The method for current mode regulation of claim 16 further comprising the step of communicating from the secondary side to the primary side using an optical communication signaling device.

20. The method for current mode regulation of claim 16 further comprising the step of communicating from the secondary side to the primary side using an inductive communication signaling device.

21. The method for current mode regulation of claim 16 further comprising the step of communicating from the secondary side to the primary side using a capacitive communication signaling device.

Assignments (4)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (040646/0799) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0544 →
SECURITY INTEREST Recorded Nov 17, 2016
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 040646/0799 →
SECURITY INTEREST Recorded May 28, 2015
From: TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 035732/0326 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 2, 2015
From: TEGGATZ, ROSS E.; BRIGGS, DAVID; ATRASH, AMER; CHEN, WAYNE
To: TRIUNE SYSTEMS, LLC
Reel/Frame 035069/0787 →