IP Library Granted Patent US 9,961,771
Granted Patent B2
US 9,961,771 · App. 13/571,252 · Granted May 1, 2018

Printed circuit boards by massive parallel assembly

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,961,771
App. No.
13/571,252
Granted
May 1, 2018
Kind
B2
Abstract

A method of forming an interconnect substrate includes providing at least two unit cells, arranging the unit cells to form a desired circuit pattern, and joining the unit cells to form the interconnect substrate having the desired circuit pattern.

Claims (17)

1. A method of forming an interconnect substrate, comprising:

providing multiple unit cells in reservoirs to a sorting unit, wherein at least two unit cells have at least one conductive line on a face of the unit cell and the at least two unit cells are of a material bondable to others of the multiple unit cells;

sorting and orienting the multiple unit cells, using the sorting unit, according to a desired circuit pattern to produce multiple sorted and oriented unit cells;

transferring the multiple oriented and sorted unit cells from the sorting unit to an image transfer unit;

dispensing and arranging the multiple unit cells from the image transfer unit to form the desired circuit pattern such that a conductive line on a face of a first of the at least two unit cells contacts a conductive line on a face of a second unit cell of the at least two unit cells to form part of the desired circuit pattern; and

joining the multiple unit cells to form the interconnect substrate having the desired circuit pattern.

2. The method of claim 1 , wherein at least one additional unit cell of the multiple cells is only an insulator, the insulator requiring placement without arranging.

3. The method of claim 1 , wherein at least one of the at least two unit cells is an insulator with a conductive line on one side of the insulator.

4. The method of claim 1 , wherein at least one of the at least two unit cells is an insulator with a conductive line on both sides of the insulator.

5. The method of claim 1 , wherein at least one of the at least two unit cells is an insulator with conductive lines on both sides of the insulator, and at least one via to electrically connect the lines together.

6. The method of claim 1 , wherein arranging the multiple unit cells comprises one of manipulating electrical fields, manipulating magnetic fields, manipulating surface energies, using digitally addressed heaters, digitally addressed solder melting, laser-addressed pick-and-place, and micro-pick-and-place with adhesive.

7. The method of claim 1 , wherein joining the multiple unit cells comprises one of fusing, sintering, plating, self-assembly of conductive lines, shrinking a substrate upon which the at least two unit cells reside, expanding the at least two unit cells and printing conductive lines to connect the at least two unit cells.

8. The method of claim 1 , wherein the multiple unit cells are at least partially made up of a plastic and joining the multiple unit cells comprises cross-linking the plastic.

9. The method of claim 1 , wherein providing the multiple unit cells comprises dispensing the unit cells using a print engine.

10. The method of claim 1 , wherein dispensing the multiple unit cells comprises one of dispensing them from a solution or dispensing them as dry particles.

11. The method of claim 1 , wherein providing the multiple unit cells comprises manufacturing the unit cells.

12. The method of claim 1 , wherein providing the multiple unit cells comprises acquiring unit cells that have been manufactured.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 6, 2025
From: XEROX CORPORATION
To: GENESEE VALLEY INNOVATIONS, LLC
Reel/Frame 073842/0479 →
SECOND LIEN NOTES PATENT SECURITY AGREEMENT Recorded Jul 2, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 071785/0550 →
FIRST LIEN NOTES PATENT SECURITY AGREEMENT Recorded Apr 11, 2025
From: XEROX CORPORATION
To: U.S. BANK TRUST COMPANY, NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 070824/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT RF 064760/0389 Recorded Feb 13, 2024
From: CITIBANK, N.A., AS COLLATERAL AGENT
To: XEROX CORPORATION
Reel/Frame 068261/0001 →
SECURITY INTEREST Recorded Feb 13, 2024
From: XEROX CORPORATION
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 066741/0001 →
SECURITY INTEREST Recorded Nov 20, 2023
From: XEROX CORPORATION
To: JEFFERIES FINANCE LLC, AS COLLATERAL AGENT
Reel/Frame 065628/0019 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVAL OF US PATENTS 9356603, 10026651, 10626048 AND INCLUSION OF US PATENT 7167871 PREVIOUSLY RECORDED ON REEL 064038 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jun 28, 2023
From: PALO ALTO RESEARCH CENTER INCORPORATED
To: XEROX CORPORATION
Reel/Frame 064161/0001 →
SECURITY INTEREST Recorded Jun 22, 2023
From: XEROX CORPORATION
To: CITIBANK, N.A., AS COLLATERAL AGENT
Reel/Frame 064760/0389 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 20, 2023
From: PALO ALTO RESEARCH CENTER INCORPORATED
To: XEROX CORPORATION
Reel/Frame 064038/0001 →