IP Library Granted Patent US 8,433,162
Granted Patent B2
US 8,433,162 · App. 13/590,821 · Granted Apr 30, 2013

Method and system for coupling optical signals into silicon optoelectronic chips

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,433,162
App. No.
13/590,821
Granted
Apr 30, 2013
Kind
B2
Abstract

A method and system for coupling optical signals into silicon optoelectronic chips are disclosed and may include coupling one or more optical signals into a back surface of one or more of a plurality of CMOS photonic chips comprising photonic, electronic, and optoelectronic devices. The devices may be integrated in a front surface of the chips and optical couplers may receive the optical signals in the front surface of the chips. The optical signals may be coupled into the back surface of the chips via optical fibers and/or optical source assemblies. The optical signals may be coupled to the optical couplers via a light path etched in the chips, which may be refilled with silicon dioxide. The chips may be flip-chip bonded to a packaging substrate. Optical signals may be reflected back to the optical couplers via metal reflectors, which may be integrated in dielectric layers on the chips.

Claims (23)

1. A method for processing signals, the method comprising:

in a photonic transceiver comprising a plurality of CMOS photonic chips, coupling one or more optical signals into a back surface of one or more of said plurality of CMOS photonic chips, wherein one or more photonic, electronic, and optoelectronic devices are integrated in a front surface of said one or more CMOS photonic chips and one or more optical couplers receive said one or more optical signals in said front surface of said one or more CMOS photonic chips.

2. The method according to claim 1 , comprising coupling said one or more optical signals into said back surface of said one or more of said plurality of CMOS photonic chips via one or more optical fibers.

3. The method according to claim 1 , wherein said one or more optical couplers comprise grating couplers.

4. The method according to claim 1 , comprising coupling said one or more optical signals into said back surface of said one or more of said plurality of CMOS photonic chips via one or more optical source assemblies.

5. The method according to claim 4 , wherein said one or more optical source assemblies is affixed to said one or more of said plurality of CMOS photonic chips utilizing epoxy.

6. The method according to claim 1 , comprising coupling said one or more optical signals to said one or more optical couplers via a light path etched in said one or more of said plurality of CMOS photonic chips.

7. The method according to claim 6 , wherein said etched light path is refilled with silicon dioxide.

8. The method according to claim 1 , wherein said one or more of said plurality of CMOS photonic chips is flip-chip bonded to a packaging substrate.

9. The method according to claim 1 , comprising reflecting optical signals that pass through said one or more optical couplers back to said one or more optical couplers via one or more metal reflectors.

10. The method according to claim 9 , wherein said one or more metal reflectors are integrated in dielectric layers on said one or more of said plurality of CMOS photonic chips.

11. A system for processing signals, the system comprising:

a photonic transceiver comprising a plurality of CMOS photonic chips, said photonic transceiver couples one or more optical signals into a back surface of one or more of said plurality of CMOS photonic chips, wherein one or more photonic, electronic, and optoelectronic devices are integrated in a front surface of said one or more CMOS photonic chips and one or more optical couplers receive said one or more optical signals in said front surface of said one or more CMOS photonic chips.

12. The system according to claim 11 , wherein said photonic transceiver is operable to couple said one or more optical signals into said back surface of said one or more of said plurality of CMOS photonic chips via one or more optical fibers.

13. The system according to claim 11 , wherein said one or more optical couplers comprise grating couplers.

14. The system according to claim 11 , wherein said photonic transceiver is operable to couple said one or more optical signals into said back surface of said one or more of said plurality of CMOS photonic chips via one or more optical source assemblies.

15. The system according to claim 14 , wherein said one or more optical source assemblies is affixed to said one or more of said plurality of CMOS photonic chips utilizing epoxy.

16. The system according to claim 11 , wherein said photonic transceiver is operable to couple said one or more optical signals to said one or more optical couplers via a light path etched in said one or more of said plurality of CMOS photonic chips.

17. The system according to claim 16 , wherein said etched light path is refilled with silicon dioxide.

18. The system according to claim 11 , wherein said one or more of said plurality of CMOS photonic chips is flip-chip bonded to a packaging substrate.

19. The system according to claim 11 , wherein said photonic transceiver is operable to reflect optical signals that pass through said one or more optical couplers back to said one or more optical couplers via one or more metal reflectors.

20. A system for processing signals, the system comprising:

a photonic transceiver comprising a plurality of CMOS photonic chips, said photonic transceiver couples one or more optical signals into a first surface of one or more of said plurality of CMOS photonic chips, wherein one or more photonic, electronic, and optoelectronic devices are integrated in a second surface of said one or more CMOS photonic chips and one or more optical couplers receive said one or more optical signals in said second surface of said one or more CMOS photonic chips.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE THE ASSIGNOR'S NAME PREVIOUSLY RECORDED AT REEL: 058979 FRAME: 0027. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Mar 24, 2022
From: LUXTERA LLC
To: CISCO TECHNOLOGY, INC.
Reel/Frame 059496/0803 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 8, 2022
From: CISCO SYSTEMS, INC.
To: CISCO TECHNOLOGY, INC.
Reel/Frame 058979/0027 →
RELEASE OF SECURITY INTEREST Recorded Dec 24, 2020
From: SILICON VALLEY BANK
To: LUXTERA, LLC
Reel/Frame 054855/0838 →
CHANGE OF NAME Recorded Feb 6, 2020
From: LUXTERA, INC.
To: LUXTERA LLC
Reel/Frame 052019/0811 →
SECURITY INTEREST Recorded Mar 29, 2017
From: LUXTERA, INC.
To: SILICON VALLEY BANK
Reel/Frame 042109/0140 →
SECURITY AGREEMENT Recorded Feb 27, 2014
From: LUXTERA, INC.
To: SILICON VALLEY BANK
Reel/Frame 032364/0867 →