IP Library Granted Patent US 8,891,010
Granted Patent B1
US 8,891,010 · App. 13/607,399 · Granted Nov 18, 2014

Encoding for super resolution playback

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,891,010
App. No.
13/607,399
Granted
Nov 18, 2014
Kind
B1
Abstract

A method of displaying video data includes receiving, at a timing controller, a frame of pixel data at a resolution lower than the display resolution from an application processor, generating new frames of video data at the timing controller by applying a filter with a different set of coefficients to at least one neighboring frame at the lower resolution to generate a display frame of video data at a higher resolution. A video processing device has an application processor to execute instructions causing the application process to transmit frames of image data at a resolution lower than an original resolution, and a timing controller to execute instructions causing the timing controller to reconstruct frames of image data at the original resolution from the frames of lower resolution.

Claims (16)

1. A method of displaying video data, comprising:

rendering, with an graphics processor, at least two frames of pixel data at a first resolution each frame having a different offset from a center of a display frame having a display resolution higher than the first resolution;

receiving, at a timing controller, the at least two frames of pixel data from the graphics processor, wherein the timing controller controls timing of the video data being sent to a display device; and

generating the display frame of video data from the at least two frames of pixel data at the lower resolution at the timing controller.

2. The method of claim 1 , wherein generating the display frame comprises using at least two neighboring frames at a lower resolution.

3. The method of claim 1 , wherein generating the display frame comprises using a previous display frame and a new frame at a lower resolution.

4. The method of claim 1 , further comprising deriving a-lower resolution pixel values at a center of a higher resolution pixel which are spatially in the neighboring frames.

5. The method of claim 4 , wherein deriving the pixel value comprises using a location offset towards the center of the pixels from the neighboring frames.

6. The method of claim 1 , wherein generating the new frames comprises using two neighboring frames to de-interlace the display frame.

7. The method of claim 1 , wherein generating the new frames comprises de-interlacing the frame of video data alternatively between a horizontal direction and a vertical direction.

8. The method of claim 1 , further comprising displaying a current field with less than a one field delay.

9. A video processing device, comprising:

an application processor to execute instructions causing the application processor to transmit at least two frames of image data at a resolution lower than an original resolution, each frame having an offset from a center of a display frame; and

a timing controller to execute instructions causing the timing controller to generate the display frames of image data at the original resolution from the frames of lower resolution and to control timing of the video data being sent to a display device.

10. The method of claim 1 , wherein generating the display frames comprises applying a filter with a different set of coefficients to at least one neighboring frame at the lower resolution to generate a display frame of video data at a higher resolution.

11. The device of claim 9 , wherein the instructions causing the timing controller further cause the timing controller to apply a filter with a different set of coefficients to at least one neighboring frame at the lower resolution to generate a display frame of video data at a higher resolution.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 16, 2021
From: PIXELWORKS SEMICONDUCTOR TECHNOLOGY COMPANY, LLC
To: PIXELWORKS SEMICONDUCTOR TECHNOLOGY (SHANGHAI) CO., LTD.
Reel/Frame 056895/0695 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2021
From: PIXELWORKS, INC.
To: PIXELWORKS SEMICONDUCTOR TECHNOLOGY COMPANY, LLC
Reel/Frame 055846/0129 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 7, 2012
From: WOODALL, NEIL D.
To: PIXELWORKS, INC.
Reel/Frame 028920/0810 →