IP Library Granted Patent US 8,988,840
Granted Patent B2
US 8,988,840 · App. 13/612,130 · Granted Mar 24, 2015

Overcharge prevention circuit and semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,988,840
App. No.
13/612,130
Granted
Mar 24, 2015
Kind
B2
Abstract

Provided is an overcharge prevention circuit for clamping a voltage value of an electric power generation unit in an overcharged state to a constant value, in which the number of elements is small and which does not consume electric power unnecessarily. The overcharge prevention circuit includes: a backflow prevention diode; a clamping transistor having a gate connected to a cathode of the backflow prevention diode, a source connected to an anode thereof, and a drain connected to an overcharge prevention switch. Upon detection of overcharge, a current is discharged via the clamping transistor and the overcharge prevention switch, thereby clamping a potential of the electric power generation unit to around a voltage of an electricity storage unit.

Claims (13)

1. An overcharge prevention circuit for a semiconductor device whose power source is an electrical storage device charged by an electric power generation device, for preventing overcharge of the electrical storage device, the overcharge prevention circuit comprising:

an overcharge detection circuit connected to a positive terminal and a negative terminal of the electrical storage device, for detecting a voltage of the electrical storage device;

an overcharge prevention transistor including:

a gate terminal connected to an output terminal of the overcharge detection circuit; and

a source terminal and a back gate terminal connected to a ground terminal; and

a clamping transistor including:

a gate terminal connected to a positive terminal of the electrical power generation device via a back flow prevention circuit located between the gate terminal and a source terminal thereof;

a drain terminal connected to a drain terminal of the overcharge prevention transistor; and

the source terminal and a back gate terminal electrically connected to the positive terminal of the electric power generation device, such that the drain terminal of the overcharge prevention transistor is electrically connected to the positive terminal of the electric power generation device through the clamping transistor, and the overcharge prevention transistor and the clamping transistor are connected in series between the positive terminal and a negative terminal of the electric power generation device, such that an overcharge voltage of the electric power generation device is restricted to a voltage of the electrical storage device plus a gate-source voltage of the clamping transistor.

2. A semiconductor device, comprising:

electric power generation device;

electrical storage device; and

the overcharge prevention circuit according to claim 1 , wherein the backflow prevention circuit prevents backflow from the electrical storage device to the electric power generation device.

Assignments (4)
CHANGE OF NAME Recorded Mar 12, 2018
From: SII SEMICONDUCTOR CORPORATION
To: ABLIC INC.
Reel/Frame 045567/0927 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 037783 FRAME: 0166. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 23, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION
Reel/Frame 037903/0928 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 11, 2016
From: SEIKO INSTRUMENTS INC
To: SII SEMICONDUCTOR CORPORATION .
Reel/Frame 037783/0166 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 12, 2012
From: MITANI, MAKOTO; WATANABE, KOTARO
To: SEIKO INSTRUMENTS INC.
Reel/Frame 028948/0451 →