IP Library Granted Patent US 8,543,073
Granted Patent B2
US 8,543,073 · App. 13/619,490 · Granted Sep 24, 2013

Method and system for loop through for multi-band TV tuners and set-top box and/or TV set applications

Inventors: Aristeidis Kyranas (Zografou, GR); Hamed Peyravi (Athens, GR); Konstantinos Vavelidis (Ilioupolis, GR); Nikolaos Kanakaris (Athens, GR)
Assignee: Broadcom Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,543,073
App. No.
13/619,490
Granted
Sep 24, 2013
Kind
B2
Abstract

Methods and systems for loop-through for multi-band TV tuners and set-top box and/or TV set applications are disclosed and may include generating master and slave output signals from one or more low-noise amplifiers including master and slave stages. The master and slave stages may include parallel-coupled gain paths. Gate terminals and source terminals of input transistors for the master and slave stages may be directly coupled. The input transistors for the master and slave stages may share an inductor coupled to the source terminals and to ground. The master and slave stages may include cascode stages. VHF and UHF signals may be amplified in the multi-band receiver. The generated master output signal may be processed in the multi-band receiver, and may be utilized to generate I and Q output signals. A plurality of the slave output signals may be summed and communicated to a receiver external to the multi-band receiver.

Claims (25)

1. A method for signal processing in a multi-band receiver, comprising:

generating a secondary output signal comprising a loop-through signal that is isolated from a primary output signal, wherein the primary and secondary output signals are generated from a low-noise amplifier comprising a primary stage and a secondary stage;

generating a combined signal comprising the primary output signal and the secondary output signal; and

communicating the combined signal to a receiver.

2. The method of claim 1 , wherein the primary and secondary stages comprise cascade stages.

3. The method of claim 1 , further comprising amplifying VHF signals in said multi-band receiver.

4. The method of claim 1 , further comprising amplifying UHF signals in said multi-band receiver.

5. The method of claim 1 , further comprising processing the generated primary output signal in said multi-band receiver.

6. The method of claim 5 , further comprising generating I and Q output signals from said processed primary output signal in said multi-band receiver.

7. The method of claim 1 , further comprising summing a plurality of secondary output signals and communicating the sum to a receiver external to said multiband receiver.

8. The method of claim 1 , further comprising generating an output using a combined UHF low-noise amplifier output and a VHF low-noise amplifier output utilizing a combiner.

9. The method of claim 1 , wherein the primary and secondary stages comprise parallel-coupled gain paths.

10. The method of claim 1 , further comprising generating the primary output signal.

11. A system for signal processing in a multi-band receiver, comprising:

a low-noise amplifier comprising a primary stage and a secondary stage, wherein the low-noise amplifier is configured to generate a secondary output signal that is isolated from a primary output signal and comprises a loop-through signal; and

a combiner configured to output a combined signal to a receiver, wherein said combined signal comprises said primary output signal and said secondary output signal.

12. The system of claim 11 , wherein a gate terminal of an input transistor for the primary stage is directly coupled to a gate terminal of an input transistor for the secondary stage.

13. The system of claim 11 , wherein a source terminal of an input transistor for the primary stage is directly coupled to a source terminal of an input transistor for the secondary stage.

14. The system of claim 11 , wherein a source terminal of an input transistor for the primary stage and a source terminal for an input transistor for the secondary stage share an inductor and wherein the inductor is coupled to ground.

15. The system of claim 11 , wherein the primary and secondary stages comprise cascade stages.

16. The system of claim 11 , wherein said low-noise amplifier is configured to amplify VHF signals in said multi-band receiver.

17. The system of claim 11 , wherein said low-noise amplifier is configured to amplify UHF signals in said multi-band receiver.

18. The system of claim 11 , further comprising a processor configured to process said primary output signal in said multi-band receiver.

19. The system of claim 18 , further comprising one or more circuits configured to generate I and Q output signals from said processed primary output signal in said multi-band receiver.

20. The system of claim 11 , further comprising one or more circuits configured to generate one or more outputs using one or more combined UHF low-noise amplifier outputs and one or more VHF low-noise amplifier outputs utilizing said combiner.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2012
From: KYRANAS, ARISTEIDIS; PEYRAVI, HAMED; VAVELIDIS, KONSTANTINOS; KANAKARIS, NIKOLAOS
To: BROADCOM CORPORATION
Reel/Frame 029043/0966 →
Continuity (3)
Continuation 12620020 · Nov 17, 2009
Provisional Application 61169505 · Apr 15, 2009
Related Publication 20130010899A1 · Jan 10, 2013