IP Library Granted Patent US 8,953,301
Granted Patent B2
US 8,953,301 · App. 13/626,896 · Granted Feb 10, 2015

Capacitor and multilayer circuit board using the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,953,301
App. No.
13/626,896
Granted
Feb 10, 2015
Kind
B2
Abstract

A capacitor includes at least two electrode layers opposite to each other and a dielectric layer positioned between the at least two electrode layers. The at least two electrode layers have opposite polarities. Each electrode layer includes a positive electrode and a negative electrode. The positive electrode includes a plurality of first coupling portions spaced substantially evenly and arranged in parallel. The negative electrode includes a plurality of second coupling portions spaced substantially evenly and arranged in parallel. The positive electrode and the negative electrode of each electrode layer are coplanar, and the plurality of first coupling portions interlace with the plurality of second coupling portions.

Claims (10)

1. A capacitor, comprising: at least two electrode layers positioned opposite to each other and having opposite polarities; and a dielectric layer positioned between the at least two electrode layers; wherein each electrode layer comprises a positive electrode and a negative electrode, the positive electrode comprises a first connection portion and a plurality of first coupling portions connected to the first connection portion, the plurality of first coupling portions spaced substantially evenly, aligned and arranged in parallel; the negative electrode comprises a second connection portion and a plurality of second coupling portions connected to the second connection portion, the plurality of second coupling portions spaced substantially evenly, aligned and arranged in parallel; the positive electrode and the negative electrode of each electrode layer are coplanar; and the plurality of first coupling portions interlace with the plurality of second coupling portions; and wherein the capacitor further comprises a first connector and a second connector, the positive electrodes of the at least two electrode layers are electrically connected to the first connector through the first connection portions of the at least two electrode layers, and the negative electrodes of the at least two electrode layers are electrically connected to the second connector through the second connection portions of the at least two electrode layers.

2. The capacitor as claimed in claim 1 , wherein the first connection portion is parallel to the second connection portion, and is perpendicular to the plurality of first coupling portions; the second connection portion is perpendicular to the plurality of second coupling portions.

3. The capacitor as claimed in claim 1 , wherein the plurality of first coupling portions and the plurality of second coupling portions are approximately strip shaped.

4. A multilayer circuit board, comprising: a top layer; a plurality of middle layers; a bottom layer; and a capacitor positioned between the top layer and the bottom layer and comprising at least two electrode layers opposite to each other and having opposite polarities; wherein one middle layer is positioned between each two electrode layers; each electrode layer comprises a positive electrode and a negative electrode, the positive electrode comprises a first connection portion and a plurality of first coupling portions connected to the first connection portion, the plurality of first coupling portions spaced substantially evenly, aligned and arranged in parallel; the negative electrode comprises a second connection portion and a plurality of second coupling portions connected to the second connection portion, the plurality of second coupling portions spaced substantially evenly, aligned and arranged in parallel; the positive electrode and the negative electrode of each electrode layer are coplanar; and the plurality of first coupling portions interlace with the plurality of second coupling portions; and wherein the capacitor further comprises a first connector and a second connector located in the middle layer, the positive electrodes of the at least two electrode layers are electrically connected to the first connector through the first connection portions of the at least two electrode layers, and the negative electrodes of the at least two electrode layers are electrically connected to the second connector through the second connection portions of the at least two electrode layers.

5. The multilayer circuit board as claimed in claim 4 , wherein the first connection portion is parallel to the second connection portion, and is perpendicular to the plurality of first coupling portions; the second connection portion is perpendicular to the plurality of second coupling portions.

6. The multilayer circuit board as claimed in claim 4 , wherein the plurality of first coupling portions and the plurality of second coupling portions are approximately strip shaped.

7. The capacitor as claimed in claim 1 , wherein the positive electrode is coupled to the negative electrode of the same electrode layer and is further coupled to the negative electrode of the adjacent electrode layer.

8. The capacitor as claimed in claim 1 , wherein the negative electrode is coupled to the positive electrode of the same electrode layer and is further coupled to the positive electrode of the adjacent electrode layer.

9. The multilayer circuit board as claimed in claim 4 , wherein the positive electrode is coupled to the negative electrode of the same electrode layer and is further coupled to the negative electrode of the adjacent electrode layer.

10. The multilayer circuit board as claimed in claim 4 , wherein the negative electrode is coupled to the positive electrode of the same electrode layer and is further coupled to the positive electrode of the adjacent electrode layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2018
From: HON HAI PRECISION INDUSTRY CO., LTD.
To: CLOUD NETWORK TECHNOLOGY SINGAPORE PTE. LTD.
Reel/Frame 045281/0269 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2012
From: LAI, YING-TSO; SU, HSIAO-YUN
To: HON HAI PRECISION INDUSTRY CO., LTD.
Reel/Frame 029024/0697 →