IP Library Granted Patent US 9,054,769
Granted Patent B2
US 9,054,769 · App. 13/651,978 · Granted Jun 9, 2015

Pre-processing unit for a signal processor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,054,769
App. No.
13/651,978
Granted
Jun 9, 2015
Kind
B2
Abstract

A pre-processing unit for a signal processor includes a pre-processing element. The pre-processing element is configured to receive data to be processed by the signal processor, to pre-process the receive data and to output the pre-processed data. The data is pre-processed based on a control signal describing an undesired signal characteristic of a supply voltage for the signal processor in order to compensate an influence of the signal characteristic of the supply voltage on the processing of the data.

Claims (38)

1. A pre-processing unit for a signal processor, comprising:

a pre-processing element configured to receive data to be processed by the signal processor, pre-process the received data and output the pre-processed data,

wherein the pre-processing element is configured to pre-process the data based on a control signal describing an undesired signal characteristic of a supply voltage for the signal processor to compensate for an influence of the signal characteristic of the supply voltage on the processing of the data, and wherein the control signal is based on a calculation of a ratio between a battery voltage and the supply voltage, performed by the pre-processing element.

2. The pre-processing unit according to claim 1 , wherein the pre-processing element is configured to pre-process amplitude data as the received data.

3. The pre-processing unit according to claim 2 , wherein the pre-processing element is configured to pre-process amplitude data comprising digital amplitude data in at least one of Cartesian coordinates or polar coordinates or IQ data.

4. The pre-processing unit according to claim 1 , wherein the pre-processing element is configured to pre-process phase data as the received data.

5. The pre-processing unit according to claim 4 , wherein the pre-processing element is configured to pre-process phase data comprising at least one of digital phase data or local oscillator (LO) data.

6. The pre-processing unit according to claim 1 , wherein the supply voltage is output by a direct current to direct current (DCDC) converter coupled to a battery pack that forms the power supply for the signal processor.

7. The pre-processing unit according to claim 6 , wherein the DCDC converter comprises an envelope tracking circuit.

8. The pre-processing unit according to claim 7 , wherein the control signal is output by the envelope tracking circuit.

9. The pre-processing unit according to claim 1 , wherein the supply voltage is a DC voltage.

10. The pre-processing unit according to claim 1 , wherein the pre-processing element is coupled to the signal processor.

11. The pre-processing unit according to claim 1 , wherein the signal processor comprises an amplifier.

12. The pre-processing unit according to claim 1 , wherein the signal processor comprises a digital-to-analog converter.

13. The pre-processing unit according to claim 1 , further comprising a further pre-processing element for pre-processing phase data.

14. The pre-processing unit according to claim 13 , wherein the further pre-processing element is connected to a local oscillator (LO) data generator comprising a voltage controlled oscillator which is arranged between the further pre-processing element and the signal processor.

15. The pre-processing unit according to claim 1 , wherein the control signal is output by an analyzing path configured to analyze the supply voltage regarding the undesired signal characteristic and output the control signal.

16. The pre-processing unit according to claim 15 , wherein the analyzing path comprises an analog-to-digital converter and a proportional integral derivative filter.

17. The pre-processing unit according to claim 1 , wherein the control signal comprises information on a pulse width modulation value and/or on a pulse width modulation phase that is a function of the supply voltage.

18. The pre-processing unit according to claim 1 , wherein the pre-processing element is configured to determine the supply voltage based on the received amplitude data.

19. A pre-processing unit for a signal processor comprising an amplifier, comprising:

a pre-processing element configured to receive amplitude data to be processed by the signal processor, pre-process the received amplitude data and output the pre-processed amplitude data,

wherein the amplitude data are pre-processed based on a control signal describing an undesired ripple within a supply voltage for the signal processor in order to compensate for an influence of the ripple of the supply voltage on the processing of the amplitude data,

wherein the control signal is based on information on a pulse width modulation value and/or on a pulse width modulation phase based on the supply voltage, wherein the control signal is output by an analyzing path that comprises an analog-to-digital converter and a proportional integral derivative filter,

wherein the supply voltage is a DC voltage output by a direct current to direct current (DCDC) converter forming the power supply.

20. The pre-processing unit according to claim 19 , wherein the control signal is based on a calculation of a ratio between a battery voltage and the supply voltage, performed by the pre-processing element.

21. The pre-processing unit according to claim 19 , wherein the pre-processing element is configured to pre-process amplitude data as the received data, wherein the pre-processing element is configured to pre-process amplitude data comprising digital amplitude data in at least one of Cartesian coordinates or polar coordinates or IQ data.

22. A transceiver, comprising:

a signal processor comprising an amplifier and/or a digital-to-analog converter;

a direct current to direct current (DCDC) converter forming a power supply for the signal processor and outputting a supply voltage; and

a pre-processing unit for the signal processor comprising a pre-processing element configured to receive data to be processed by the signal processor, pre-process the received data and output the pre-processed data, wherein the pre-processing element is configured to pre-process amplitude data as the received data, wherein the pre-processing element is configured to pre-process amplitude data comprising digital amplitude data in at least one of Cartesian coordinates or polar coordinates or IQ data,

wherein the data are pre-processed based on a control signal describing an undesired signal characteristic of the supply voltage for the signal processor in order to compensate for an influence of the signal characteristic of the supply voltage on the processing of the data.

23. The transceiver according to claim 22 , wherein the control signal is based on a calculation of a ratio between a battery voltage and the supply voltage, performed by the pre-processing element.

24. A method for pre-processing data to be processed by a signal processor, comprising:

receiving the data;

pre-processing the received data based on a control signal describing an undesired signal characteristic of a supply voltage for the signal processor to compensate for an influence of the signal characteristic of the supply voltage on the processing of the data;

outputting the pre-processed data; and

calculating the undesired signal characteristic based on a battery voltage and the supply voltage or based on a battery voltage and the data comprising amplitude data.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2022
From: INTEL DEUTSCHLAND GMBH
To: INTEL CORPORATION
Reel/Frame 061356/0001 →
CHANGE OF NAME Recorded Nov 6, 2015
From: INTEL MOBILE COMMUNICATIONS GMBH
To: INTEL DEUTSCHLAND GMBH
Reel/Frame 037057/0061 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 7, 2012
From: KUTTNER, FRANZ
To: INTEL MOBILE COMMUNICATIONS GMBH
Reel/Frame 029255/0092 →