IP Library Granted Patent US 8,743,522
Granted Patent B2
US 8,743,522 · App. 13/663,111 · Granted Jun 3, 2014

Monitoring method, circuit and system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,743,522
App. No.
13/663,111
Granted
Jun 3, 2014
Kind
B2
Abstract

A monitoring circuit for use with a monitored circuit having a power supply input and a load output. The monitoring circuit having a biasing module, a reference generator coupled to the power supply input and the biasing module, a comparator coupled to the monitored circuit and the reference generator and an output device coupled to the load output and activated at a predetermined signal threshold.

Claims (9)

1. A monitoring circuit for use with a monitored circuit, the monitoring circuit having an input connected to a power supply and an output connected a load, the monitoring circuit comprising:

an undervoltage decision circuit coupled to a positive terminal of the power supply, the undervoltage decision circuit including an undervoltage decision output and configured to adjust a logic level of the undervoltage decision output based on a voltage of the positive terminal;

an undervoltage level shifter receiving the undervoltage decision output and configured to couple or decouple the power supply and the load based on the logic level of the undervoltage decision output;

an overvoltage decision circuit coupled to the positive terminal of the power supply, the overvoltage decision circuit including an overvoltage decision output and configured to adjust a logic level of the overvoltage decision output based on the voltage of the positive terminal; and

an overvoltage level shifter receiving the overvoltage decision output and configured to couple or decouple the power supply and the load based on the logic level of the overvoltage decision output.

2. The monitoring circuit of claim 1 , wherein the undervoltage decision circuit includes an undervoltage reference generator and a comparator, such that the comparator compares the voltage of the positive terminal to a voltage of the undervoltage reference generator and asserts a logic high on the undervoltage decision output when the voltage of the positive terminal is greater than the voltage of the undervoltage reference generator and a logic low when the voltage of the positive terminal is less than the voltage of the undervoltage reference generator.

3. The monitoring circuit of claim 2 , wherein the power supply is coupled to the load when the voltage of the positive terminal is greater than the voltage of the undervoltage reference generator, and the power supply is decoupled from the load when the voltage of the positive terminal is less than the voltage of the undervoltage reference generator.

4. The monitoring circuit of claim 1 , wherein the overvoltage decision circuit includes an overvoltage reference generator and a comparator, such that the comparator compares the voltage of the positive terminal to a voltage of the overvoltage reference generator and asserts a logic high on the undervoltage decision output when the voltage of the positive terminal is greater than the voltage of the undervoltage reference generator and a logic low when the voltage of the positive terminal is less than the voltage of the undervoltage reference generator.

5. The monitoring circuit of claim 4 , wherein the power supply is coupled to the load when the voltage of the positive terminal is less than the voltage of the overvoltage reference generator, and the power supply is decoupled from the load when the voltage of the positive terminal is greater than the voltage of the overvoltage reference generator.

Assignments (5)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (040646/0799) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0544 →
SECURITY INTEREST Recorded Nov 17, 2016
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 040646/0799 →
SECURITY INTEREST Recorded May 28, 2015
From: TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 035732/0326 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2014
From: TRIUNE SYSTEMS, LLC
To: TRIUNE IP LLC
Reel/Frame 032840/0224 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 11, 2014
From: TEGGATZ, ROSS E.; CHEN, WAYNE T.; SMITH, BRETT
To: TRIUNE SYSTEMS, LLC
Reel/Frame 032659/0370 →