IP Library Granted Patent US 8,670,625
Granted Patent B2
US 8,670,625 · App. 13/669,690 · Granted Mar 11, 2014

Image coding method, image coding apparatus, image decoding method and image decoding apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,670,625
App. No.
13/669,690
Granted
Mar 11, 2014
Kind
B2
Abstract

An image coding method including: binarizing a first component and a second component which are included in last position information, to generate a first binary signal and a second binary signal, respectively; coding, by first arithmetic coding, a first partial signal which is a part of the first binary signal and a second partial signal which a part of the second binary signal, and coding, by second arithmetic coding, a third partial signal which is another part of the first binary signal and a fourth partial signal which is another part of the second binary signal; and placing the coded first through fourth partial signals in a bit stream, wherein in the placing, (i) the coded second partial signal is placed next to the coded first partial signal, or (ii) the coded fourth partial signal is placed next to the coded third partial signal.

Claims (15)

1. An encoding method for encoding, into a bit stream, last position information indicating a horizontal position and a vertical position of a last non-zero coefficient in a predetermined order within a current block to be encoded, the current block being included in a picture and including a plurality of coefficients, the encoding method comprising:

binarizing a vertical component of the last position information and a horizontal component of the last position information into a first binary signal and a second binary signal, respectively, the vertical component indication a vertical position of the last non-zero coefficient, and the horizontal component indicating a horizontal position of the last non-zero coefficient;

encoding a first partial signal and a second partial signal respectively into an encoded first partial signal and an encoded second partial signal, by first arithmetic coding, and encoding a third partial signal and a fourth partial signal respectively into an encoded third partial signal and an encoded fourth partial signal, by second arithmetic coding different from the first arithmetic coding, the first partial signal being a part of the first binary signal, the second partial signal being a part of the second binary signal, the third partial signal being another part of the first binary signal, and the fourth partial signal being another part of the second binary signal; and

arranging the encoded first partial signal, the encoded second partial signal, the encoded third partial signal, and the encoded fourth partial signal in the bit stream, in this order.

2. The encoding method according to claim 1 ,

wherein the first arithmetic coding is context adaptive arithmetic coding in which a variable probability updated based on encoded last position information of another block is used, and

the second arithmetic coding is bypass coding using a fixed probability.

3. The encoding method according to claim 1 , wherein the encoding further includes:

judging whether each of the first partial signal and the second partial signal is greater than a predetermined value;

skipping encoding of the third partial signal when the first partial signal is less than or equal to the predetermined value; and

skipping encoding of the fourth partial signal when the second partial signal is less than or equal to the predetermined value.

4. An encoding apparatus for encoding, into a bit stream, last position information indicating a horizontal position and a vertical position of a last non-zero coefficient in a predetermined order within a current block to be encoded, the current block being included in a picture and including a plurality of coefficients, the encoding apparatus comprising processing circuitry and storage coupled to the processing circuitry, the processing circuitry being configured to perform the following using the storage:

binarize a vertical component of the last position information and a horizontal component of the last position information into a first binary signal and a second binary signal, respectively, the vertical component of the last position information indicating a vertical position of the last non-zero coefficient, and the horizontal component indicating a horizontal position of the last non-zero coefficient;

encode a first partial signal and a second partial signal respectively into an encoded first partial signal and an encoded second partial signal, by first arithmetic coding, and encode a third partial signal and a fourth partial signal respectively into an encoded third partial signal and an encoded fourth partial signal, by second arithmetic coding different from the first arithmetic coding, the first partial signal being a part of the first binary signal, the second partial signal being a part of the second binary signal, the third partial signal being another part of the first binary signal, and the fourth partial signal being another part of the second binary signal; and

arrange the encoded first partial signal, the encoded second partial signal, the encoded third partial signal, and the encoded fourth partial signal in the bit stream, in this order.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 30, 2016
From: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
To: SUN PATENT TRUST
Reel/Frame 038299/0213 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 033033/0163 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 4, 2013
From: SASAI, HISAO; NISHI, TAKAHIRO; SHIBAHARA, YOUJI; SUGIO, TOSHIYASU; TANIKAWA, KYOKO; MATSUNOBU, TORU; TERADA, KENGO
To: PANASONIC CORPORATION
Reel/Frame 031709/0615 →