IP Library Granted Patent US 8,823,453
Granted Patent B2
US 8,823,453 · App. 13/670,743 · Granted Sep 2, 2014

Instrumentation amplifier with rail-to-rail input range

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,823,453
App. No.
13/670,743
Granted
Sep 2, 2014
Kind
B2
Abstract

A system and method for adjusting a common mode output voltage in an instrumentation amplifier is provided. In one aspect, the common mode output voltage is increased or decreased with respect to the common mode input voltage to enable high amplification of the signal input to the instrumentation amplifier. Moreover, the common mode output voltage can be driven to (or approximately to) a target voltage value such as, but not limited to, half the supply, even if the common mode input voltage is close to supply or ground rail voltage. Thus, a high amplification of the differential input voltage can be obtained and utilized for various applications requiring rail to rail input.

Claims (34)

1. A system, comprising:

an instrumentation amplifier that amplifies a differential input voltage signal to generate output voltage signals; and

a feedback circuit that determines a common mode output voltage of the instrumentation amplifier based on the output voltage signals and generates, based on a comparison of the common mode output voltage with a target voltage, a controlled voltage signal that is applied at a control node between input resistors of the instrumentation amplifier and that adjusts the common mode output voltage to prevent saturation of the instrumentation amplifier.

2. The system of claim 1 , wherein the feedback circuit comprises:

two controlled current sources that generate matched common mode current signals, wherein the matched common mode current signals flow through feedback resistors of the instrumentation amplifier.

3. The system of claim 1 , wherein the feedback circuit comprises:

a controlled current source that generates a common mode current that flows through input resistors of the instrumentation amplifier.

4. The system of claim 1 , wherein the feedback circuit comprises:

a controlled voltage source that adjusts a voltage at the control node.

5. The system of claim 4 , wherein the feedback circuit comprises:

a resistive divider circuit that measures the common mode output voltage of the instrumentation amplifier; and

an integrator circuit that modifies a voltage at the control node based on the comparison.

6. The system of claim 5 , wherein the target voltage value is half of a supply voltage associated with the instrumentation amplifier.

7. The system of claim 1 , wherein the feedback circuit controls the common mode output voltage in response to a determination that at least one of the output voltage signals is clamped at a supply rail voltage.

8. The system of claim 1 , wherein the feedback circuit increases the common mode output voltage to ensure that the output voltage signals are within a predefined voltage range.

9. The system of claim 1 , wherein the feedback circuit decreases the common mode output voltage to ensure that the output voltage signals are within a predefined voltage range.

10. A method comprising:

measuring output voltage signals from an instrumentation amplifier;

determining a common mode output voltage based on the output voltage signals; and

based on analyzing the output voltage signals, generating a control signal for adjusting the common mode output voltage to prevent saturation of the instrumentation amplifier, wherein the generating comprises generating a controlled voltage signal that is applied at a control node between input resistors of the instrumentation amplifier based on comparing the common mode output voltage with a target voltage.

11. The method of claim 10 , wherein the generating comprises generating two controlled current signals that are to be provided to a set of feedback resistors of the instrumentation amplifier.

12. The method of claim 10 , wherein the generating comprises generating a controlled current signal that is to be provided to the input resistors of the instrumentation amplifier.

13. The method of claim 10 , wherein the adjusting comprises decreasing the common mode output voltage by a minimum voltage value that is sufficient to avoid the saturation of the instrumentation amplifier.

14. The method of claim 10 , wherein the analyzing comprises:

comparing the output voltage signals with a predefined voltage range; and

based on the comparing, determining that at least one of the output voltage signals does not lie within the predefined voltage range, wherein the control signal is generated in response to the determining.

15. The method of claim 10 , wherein the adjusting comprises increasing common mode output voltage by a minimum voltage value that is sufficient to avoid the saturation of the instrumentation amplifier.

16. A system, comprising:

a first circuit configured to determine a common mode output voltage of an instrumentation amplifier based on the output voltage signals of the instrumentation amplifier; and

a second circuit configured to generate a control signal to minimize a difference between the common mode output voltage and a target voltage, wherein the generating comprises generating a controlled voltage signal that is applied at a control node between input resistors of the instrumentation amplifier based on comparing the common mode output voltage with the target voltage.

17. The system of claim 16 , wherein the second circuit is further configured to determine that the common mode output voltage is greater than the target voltage.

18. The system of claim 17 , wherein the second circuit is further configured to increase the control signal to pull up a voltage at the control node.

19. The system of claim 16 , wherein the second circuit is further configured to determine that the common mode output voltage is less than the target voltage.

20. The system of claim 19 , wherein the second circuit is further configured to decrease the control signal to pull down a voltage at the control node.

Assignments (6)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (040646/0799) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0544 →
SECURITY INTEREST Recorded Nov 17, 2016
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 040646/0799 →
RELEASE OF SECURITY INTEREST Recorded May 2, 2013
From: JEFFERIES FINANCE LLC
To: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.
Reel/Frame 030341/0059 →
SECURITY AGREEMENT Recorded May 2, 2013
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 030341/0099 →
GRANT OF SECURITY INTEREST Recorded Mar 4, 2013
From: SEMTECH CORPORATION
To: JEFFERIES FINANCE LLC
Reel/Frame 029913/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 7, 2012
From: NYS, OLIVIER; KRUMMENACHER, FRANCOIS
To: SEMTECH CORPORATION
Reel/Frame 029255/0534 →