IP Library Granted Patent US 8,966,332
Granted Patent B2
US 8,966,332 · App. 13/706,887 · Granted Feb 24, 2015

Apparatus and method for self-testing a component for signal recovery

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,966,332
App. No.
13/706,887
Granted
Feb 24, 2015
Kind
B2
Abstract

A circuit having a component for signal recovery, such as an adaptive equalizer, may be tested in order to ensure that the component operates properly. Unfortunately, external test equipment may be expensive and prone to being damaged. According to an aspect of the disclosure, there is provided a circuit including BIST (Built-in Self-Test) circuitry for testing a component for signal recovery with a stress signal that simulates an imperfect signal received over a communication channel. The circuit also has a detector for determining whether the component is operating properly with the stress signal. Thus, no external test equipment is needed for testing the component. In some implementations, the BIST circuitry includes a low-pass filter for filtering a transmit signal into the stress signal. Thus, the amount of circuitry involved in generating the stress signal can be reduced.

Claims (53)

1. A circuit comprising:

receive circuitry comprising a component configured for signal recovery;

BIST (Built-in Self-Test) circuitry configured for testing the component with a stress signal that simulates an imperfect signal received over a communication channel; and

a detector configured for determining at least one condition indicative of whether the component is operating properly with the stress signal;

wherein:

the circuit further comprises transmit circuitry configured for generating a transmit signal;

the BIST circuitry comprises a filter; and

the BIST circuitry is configured to transform the transmit signal into the stress signal by filtering the transmit signal with the filter.

2. The circuit of claim 1 , wherein the component configured for signal recovery is an adaptive equalizer.

3. The circuit of claim 2 , wherein:

the receive circuitry further comprises CDR (Clock and Data Recovery) circuitry configured for data recovery following the signal recovery by the adaptive equalizer; and

the at least one condition indicative of whether the adaptive equalizer is operating properly comprises whether recovered data from the CDR circuitry matches original data from the transmit signal.

4. The circuit of claim 1 , wherein the filter is a low-pass filter configured to attenuate high frequencies in the transmit signal.

5. The circuit of claim 1 , wherein the filter is an analog filter.

6. The circuit of claim 1 , wherein the filter is a digital filter.

7. The circuit of claim 1 , wherein the filter is programmable to different configurations for varying the stress signal.

8. The circuit of claim 1 , wherein the component configured for signal recovery is a non-adaptive equalizer or a fixed filter designed to compensate for ISI (Inter-Symbol Interference).

9. A circuit comprising:

receive circuitry comprising a component configured for signal recovery;

BIST (Built-in Self-Test) circuitry configured for testing the component with a stress signal that simulates an imperfect signal received over a communication channel; and

a detector configured for determining at least one condition indicative of whether the component is operating properly with the stress signal;

wherein:

the circuit further comprises transmit circuitry configured for generating a transmit signal;

the BIST circuitry comprises a noise generator; and

the BIST circuitry is configured to transform the transmit signal into the stress signal by introducing noise into the transmit signal with the noise generator.

10. The circuit of claim 9 , wherein:

the noise generator is configured to reduce SNR (Signal to Noise Ratio) to a predefined level.

11. The circuit of claim 9 , wherein:

the noise generator is programmable for varying noise in the stress signal.

12. A circuit comprising:

receive circuitry comprising a component configured for signal recovery;

BIST (Built-in Self-Test) circuitry configured for testing the component with a stress signal that simulates an imperfect signal received over a communication channel; and

a detector configured for determining at least one condition indicative of whether the component is operating properly with the stress signal;

wherein the circuit further comprises transmit circuitry configured for generating a transmit signal; and

wherein the BIST circuitry comprises:

a plurality of transformation modules each configured to transform the transmit signal into the stress signal; and

a selector configured to select one of the transformation modules to generate the stress signal for the component.

13. The circuit of claim 12 , wherein each transformation module comprises at least one of (i) a filter and (ii) a noise generator.

14. The circuit of claim 12 , wherein the transformation modules vary in configuration thereby allowing different possibilities for the stress signal.

15. A circuit comprising:

receive circuitry comprising a component configured for signal recovery;

BIST (Built-in Self-Test) circuitry configured for testing the component with a stress signal that simulates an imperfect signal received over a communication channel;

a detector configured for determining at least one condition indicative of whether the component is operating properly with the stress signal; and

a multiplexer configured to (i) provide the stress signal to the receive circuitry when the stress signal has been selected and (ii) provide a receive signal to the receive circuitry when the receive signal has been selected.

16. The circuit of claim 15 , further comprising:

transmit circuitry configured for generating a transmit signal;

wherein the BIST circuitry is configured to transform the transmit signal into the stress signal.

17. A method for execution by a circuit comprising receive circuitry with a component configured for signal recovery, the method comprising:

generating a transmit signal;

BIST (Built-in Self-Test) circuitry transforming the transmit signal into a stress signal by filtering the transmit signal, wherein the stress signal simulates an imperfect signal received over a communication channel;

the BIST circuitry testing the component with the stress signal; and

determining at least one condition indicative of whether the component is operating properly with the stress signal.

18. The method of claim 17 , wherein filtering the transmit signal comprises attenuating high frequencies in the transmit signal.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 23, 2017
From: CORTINA SYSTEMS, INC.
To: INPHI CORPORATION
Reel/Frame 041363/0305 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 6, 2012
From: WALL, BRIAN
To: CORTINA SYSTEMS, INC
Reel/Frame 029419/0234 →