IP Library Patent Application 13707107
Patent Application
App. No. 13/707,107

APPARATUS AND METHOD FOR ASSESSING THE INTEGRITY OF ANALOG-DIGITAL CONVERTER

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/707,107
Abstract

An apparatus for determining integrity of an electronic device in a vehicle is provided. The apparatus comprises a controller operably coupled to a high voltage measuring circuit and to an analog-to-digital converter (ADC). The high voltage measuring circuit receives a high voltage signal and includes at least one stressed resistor for reducing the high voltage signal into a suitable voltage signal. The ADC performs a measurement with the suitable voltage that is indicative of the high voltage signal in a normal operation mode. The controller is configured to apply a calibrated voltage to the at least one stressed resistor in a calibration mode. The controller is further configured to calculate a resistance value of the at least one stressed resistor based on applying the calibrated voltage to the at least one stressed resistor to determine if the at least one stressed resistor is in a stressed state.

Claims (33)

1 . An apparatus for determining integrity of an electronic device in a vehicle, the apparatus comprising:

a controller operably coupled to a high voltage measuring circuit and to an analog-to-digital converter (ADC), the high voltage measuring circuit for receiving a high voltage signal and including at least one stressed resistor for reducing the high voltage signal into a suitable voltage signal to provide to the ADC to perform a measurement thereof that is indicative of the high voltage signal in a normal operation mode, the controller being configured to:

apply a calibrated voltage to the at least one stressed resistor in a calibration mode; and

calculate a resistance value of the at least one stressed resistor based on applying the calibrated voltage to the at least one stressed resistor to determine if the at least one stressed resistor is in a stressed state.

2 . The apparatus of claim 1 wherein the controller is further configured to measure the calibrated voltage to generate a first measured voltage prior to applying the calibrated voltage to the at least one stressed resistor.

3 . The apparatus of claim 2 wherein the controller is further configured to control at least one switch for preventing the measuring circuit to receive the high voltage signal and for enabling the measuring circuit to receive the calibrated voltage in the calibrated mode.

4 . The apparatus of claim 2 wherein the controller is further configured to apply the calibrated voltage to the at least one stressed resistor to generate a second measured voltage.

5 . The apparatus of claim 4 wherein the controller is further configured to calculate the resistance value of the at least one stressed resistor based on the second measured voltage.

6 . The apparatus of claim 1 wherein the controller is further configured to control at least one switch for controlling the apparatus to move from the normal operating mode into the calibration mode.

7 . The apparatus of claim 1 wherein the at least one stressed resistor cooperates with a first resistor to provide a voltage divider for reducing the high voltage signal into the suitable voltage signal to perform the measurement in the normal operation mode.

8 . The apparatus of claim 1 wherein the high voltage signal is greater than 36 volts.

9 . The apparatus of claim 1 wherein the high voltage signal is greater than 400 volts.

10 . An apparatus for determining integrity of an electrical device in a vehicle, the apparatus comprising:

a high voltage measuring circuit for receiving a high voltage signal and including at least one stressed resistor for reducing the high voltage signal into a suitable voltage signal;

an analog-to-digital converter (ADC) for receiving the suitable voltage level to perform a measurement thereof that is indicative of the high voltage signal in a normal operation mode;

a controller configured to:

apply a calibrated voltage to the at least one stressed resistor in a calibration mode; and

calculate a resistance value of the at least one stressed resistor based on applying the calibrated voltage to the at least one stressed resistor to determine if the at least one stressed resistor is in a stressed state.

11 . The apparatus of claim 10 wherein the controller is further configured to measure the calibrated voltage to generate a first measured voltage prior to applying the calibrated voltage to the at least one stressed resistor.

12 . The apparatus of claim 11 wherein the controller is further configured to control at least one switch for preventing the measuring circuit to receive the high voltage signal and for enabling the measuring circuit to receive the calibrated voltage in the calibrated mode.

13 . The apparatus of claim 11 wherein the controller is further configured to apply the calibrated voltage to the at least one stressed resistor to generate a second measured voltage.

14 . The apparatus of claim 13 wherein the controller is further configured to calculate the resistance value of the at least one stressed resistor based on the second measured voltage.

15 . The apparatus of claim 10 wherein the controller is further configured to control at least one switch for controlling the apparatus to move from the normal operating mode into the calibration mode.

16 . The apparatus of claim 10 wherein the at least one stressed resistor cooperates with a first resistor to provide a voltage divider for reducing the high voltage signal into the suitable voltage signal to perform the measurement in the normal operation mode.

17 . The apparatus of claim 10 wherein the high voltage signal is greater than 36 volts.

18 . The apparatus of claim 10 wherein the high voltage signal is greater than 400 volts.

19 . A method for determining integrity of an electrical device in a vehicle, the method comprising:

receiving a high voltage signal;

reducing the high voltage signal via at least one stressed resistor to provide a suitable voltage signal;

digitally converting the suitable voltage level to perform a measurement that is indicative of the high voltage signal in a normal operation mode;

applying a calibrated voltage to the at least one stressed resistor in a calibration mode; and

calculating a resistance value of the at least one stressed resistor based on applying the calibrated voltage to the at least one stressed resistor to determine whether the at least one stressed resistor is in stressed state.

20 . The method of claim 19 further comprising measuring the calibrated voltage to generate a first measured voltage prior to applying the calibrated voltage to the at least one stressed resistor.

Assignments (3)
RELEASE OF SECURITY INTEREST Recorded Feb 5, 2016
From: JPMORGAN CHASE BANK, N.A., AS AGENT
To: LEAR CORPORATION
Reel/Frame 037702/0911 →
SECURITY INTEREST Recorded Mar 20, 2013
From: LEAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS AGENT
Reel/Frame 030076/0016 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2013
From: FERRE FABREGAS, ANTONI; FERNANDEZ BANARES, JOSE GABRIEL; GAMEZ ALARI, DAVID
To: LEAR CORPORATION
Reel/Frame 029586/0096 →