IP Library Granted Patent US 8,990,465
Granted Patent B2
US 8,990,465 · App. 13/709,015 · Granted Mar 24, 2015

Device presence detection using a single channel of a bus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,990,465
App. No.
13/709,015
Granted
Mar 24, 2015
Kind
B2
Abstract

The presence of devices attached to a bus are detected by a controller of a bus transmitting a signal on a channel of the bus, to cause each device to hold the channel to a first logical state for a duration of time that is unique to each device. The device that holds the channel to the first logical state for the longest duration of time is detected. Detected devices remain idle while undetected devices repeat holding the channel to the first logical state for the duration of time, until detected. All devices are detected when the channel returns to a second logical state.

Claims (37)

1. A method to detect a presence of devices on a bus, the bus including a channel having at least two logical states, the method comprising:

transmitting a signal on the channel, to cause each of one or more devices connected to the channel to release the channel after holding the channel to a first logical state for a duration of time that is unique to each of the one or more devices; and

detecting a device of the one or more devices that releases the channel last after holding the channel to the first logical state for a duration of time that is longest.

2. The method of claim 1 , wherein the step of transmitting the signal, further comprising:

holding the channel to the first logical state for a predefined duration of time.

3. The method of claim 1 , wherein the bus is an I2C bus.

4. The method of claim 1 , further comprising:

detecting the channel to be at a second logical state for a predefined duration of time following transmitting the signal, indicating that all of the one or more devices have been detected.

5. A method for indicating a presence of devices on a bus, the bus including a channel having at least two logical states and one or more devices connected to the channel, the method comprising:

in response to receiving a first signal on the channel of the bus, holding the channel to a first logical state for a duration of time that is unique to a device;

releasing the channel, at an end of the duration of time;

in response to detecting that the channel remains at the first logical state following a release of the channel, holding the channel to the first logical state for the duration of time, following detection of the channel changing to a second logical state; and

in response to detecting the channel changing to the second logical state following the release of the channel, remaining idle until a second signal is received on the channel of the bus.

6. The method of claim 5 , wherein the devices on the bus include integrated circuit (IC) devices attached to the channel of the bus.

7. The method of claim 5 , wherein the device receiving a first signal further includes a controller of the bus transmitting the first signal.

8. The method of claim 5 , wherein the step in response to receiving the first signal, further comprises:

detecting that the first signal holds the channel at the first logical state for a predefined duration of time.

9. The method of claim 5 , wherein the bus is an I2C bus.

10. A system for detecting a presence of devices on a bus, the system comprising:

a bus that includes a channel having at least two logical states, one or more devices connected to the channel and at least one controller of the bus having operational logic to:

transmit a signal on the channel to cause each of the one or more devices to release the channel after holding the channel to a first logical state for a duration of time that is unique to each of the one or more devices; and

detecting a device of the one or more devices that releases the channel last after holding the channel to the first logical state for a duration of time that is longest.

11. The system of claim 10 , wherein the operational logic to transmit the signal further comprises:

holding the channel at the first logical state for a predefined duration of time.

12. The system of claim 10 , wherein the bus is an I2C bus.

13. The system of claim 10 , wherein the operational logic of detecting the channel to be at a second logical state for a predefined duration of time, indicates that all of the one or more devices have been detected.

14. The system of claim 10 , wherein the system further comprises:

one or more devices attached to the channel, each device having operational logic to:

respond to a first signal detected on the channel of the bus by holding the channel to a first logical state for a duration of time that is unique to a device;

release the channel at an end of the duration of time;

respond to detection of the channel remaining at the first logical state following a release of the channel, by holding the channel to the first logical state for the duration of time, following detection of the channel changing to a second logical state; and

respond to detecting the channel changing to the second logical state following the release of the channel, by remaining idle until a second signal is received on the channel of the bus.

15. The system of claim 14 , wherein the devices include integrated circuit (IC) devices connected to the channel of the bus.

16. The system of claim 14 , wherein the operational logic of the device receiving a first signal further includes the controller of the bus transmitting the first signal.

17. The system of claim 14 , wherein the operational logic in response to receiving the first signal, further comprises:

detecting that the first signal holds the channel to the first logical state for a predefined duration of time.

18. The system of claim 14 , wherein the bus is an I2C bus.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 6, 2019
From: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE LTD.
To: LENOVO INTERNATIONAL LIMITED
Reel/Frame 050300/0721 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNMENT DOCUMENT CONTAINING TYPO ERRORS PREVIOUSLY RECORDED AT REEL: 037101 FRAME: 0969. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 28, 2015
From: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE. LTD.
To: LENOVO INTERNATIONAL LIMITED
Reel/Frame 037689/0190 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2015
From: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE. LTD.
To: LENOVO INTERNATIONAL LIMITED
Reel/Frame 037101/0969 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: LENOVO ENTERPRISE SOLUTIONS (SINGAPORE) PTE. LTD.
Reel/Frame 034194/0353 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2012
From: DECESARIS, MICHAEL; HENISE, JOHN A., IV; REMIS, LUKE D.; SELLMAN, GREGORY D.
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 029432/0254 →