IP Library Granted Patent US 9,071,211
Granted Patent B1
US 9,071,211 · App. 13/713,409 · Granted Jun 30, 2015

Compact doherty combiner

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,071,211
App. No.
13/713,409
Granted
Jun 30, 2015
Kind
B1
Abstract

A combiner coupled to output terminals of a Doherty amplifier, the combiner comprising an inverter circuit and a transformer circuit. The inverter circuit comprising at least a first network and a second network, wherein each of the first network and the second network includes lumped elements. The transformer circuit comprising at least a third network and a fourth network, wherein each of the first third and the fourth network includes the lumped elements, wherein the lumped elements are selected from the group of capacitors and inductors.

Claims (69)

1. A combiner for connection to the output terminals of a Doherty amplifier having a main amplifier and one or more peaking amplifiers, the combiner comprising:

an inverter circuit comprising at least a first network and a second network, wherein each of the first network and the second network includes lumped elements, and

a transformer circuit comprising at least a third network and a fourth network, wherein each of the third network and the fourth network includes the lumped elements, wherein the lumped elements are selected from a group of capacitors and inductors,

wherein the first network includes:

a first capacitor coupled in shunt between an output terminal of the main amplifier and a ground terminal;

a second capacitor coupled in shunt between a first inductor and the ground terminal; and

the first inductor connected to the first capacitor and the second capacitor; and

wherein the second network includes:

a third capacitor coupled in shunt between output terminals of the one or more peaking amplifiers and the ground terminal;

the second capacitor coupled in shunt between a second inductor and the ground terminal; and

the second inductor connected to the second capacitor and the third capacitor.

2. The combiner of claim 1 , further comprising:

a first phase offset transmission line connected in series with the output terminal of the main amplifier and coupled to the first network, and

a second phase offset transmission line connected in series with one of the output terminals of the one or more peaking amplifiers and coupled to the second network,

wherein each of the first phase offset transmission line and the second phase offset transmission line reduces amplitude deviations and/or phase deviations and improves AM/AM distortion and AM/PM distortion in an output communication signal of the combiner.

3. The combiner of claim 2 , wherein

the AM/AM distortion comprises amplitude deviations in the output communication signal while amplifying peaks of the output communication signal and

the AM/PM distortion comprises phase deviations in the output communication signal while amplifying the peaks of the output communication signal.

4. The combiner of claim 2 , wherein

the first phase offset transmission line and the second phase offset transmission line improve off-state impedance of the one or more peaking amplifiers.

5. The combiner of claim 1 , wherein the third network includes:

a fourth capacitor coupled in shunt between the output terminal of the main amplifier and the ground terminal;

a fifth capacitor coupled in shunt between a third inductor and the ground terminal; and

the third inductor connected to the fourth capacitor and the fifth capacitor.

6. The combiner of claim 1 , wherein the fourth network includes:

a sixth capacitor coupled in shunt between the output terminals of the one or more peaking amplifiers and the ground terminal;

a fifth capacitor coupled in shunt between a fourth inductor and the ground terminal; and

the fourth inductor connected to the fifth capacitor and the sixth capacitor.

7. The combiner of claim 1 , wherein one or more radial stubs are used as the capacitors in the first network, the second network, the third network, or the fourth network.

8. The combiner of claim 1 , wherein each of the capacitors in the first network, the second network, the third network, or the fourth network is a low-loss high-Q surface mount capacitor.

9. The combiner of claim 1 , wherein the combiner is fabricated on a laminate substrate, and wherein the laminate substrate includes a dielectric layer.

10. The combiner of claim 1 , wherein the combiner is fabricated on a laminate substrate, and wherein the laminate substrate includes conducting material such as silver.

11. The combiner of claim 1 further comprises a plurality of phase offset transmission lines; wherein the plurality of phase offset transmission lines provide minimum AM/AM distortion and minimum AM/PM distortion.

12. The combiner of claim 1 , further comprising

one or more phase shifting networks, wherein the one or more phase shifting networks comprise compact C-L-C Pi networks.

13. The combiner of claim 12 , wherein

the one or more phase shifting networks improve off-state impedance of the one or more peaking amplifiers and reduce amplitude deviations and/or phase deviations and improves AM/AM distortion and AM/PM distortion in an output communication signal of the combiner.

14. A Doherty combiner, wherein the Doherty combiner is connectable to output terminals of a Doherty amplifier comprising a main amplifier and one or more peaking amplifiers, the Doherty combiner comprising:

an inverter circuit comprising:

a first capacitor coupled in shunt between the output terminal of the main amplifier and a ground terminal,

a second capacitor coupled in shunt between a first inductor and the ground terminal,

the first inductor connected to the first capacitor and the second capacitor,

a third capacitor coupled in shunt between the output terminals of the one or more peaking amplifiers and the ground terminal,

and wherein the second capacitor is coupled in shunt between a second inductor and the ground terminal, and

the second inductor connected to the second capacitor and the third capacitor; and

a transformer circuit comprising:

a fourth capacitor coupled in shunt between the output terminal of the main amplifier and a ground terminal,

a fifth capacitor coupled in shunt between a third inductor and the ground terminal,

the third inductor connected to the fourth capacitor and the fifth capacitor,

a sixth capacitor coupled in shunt between the output terminals of the one or more peaking amplifiers and a ground terminal,

the fifth capacitor coupled in shunt between a fourth inductor and the ground terminal, and

the fourth inductor connected to the fifth capacitor and the sixth capacitor.

15. A Doherty combiner, wherein the Doherty combiner is connectable to output terminals of a Doherty amplifier comprising a main amplifier and one or more peaking amplifiers, the Doherty combiner comprising:

an impedance inverter circuit receiving a signal from the main amplifier, the impedance inverter circuit comprising first lumped elements, wherein the first lumped elements are arranged such that the impedance inverter circuit exhibits a first predefined impedance with ninety degree phase shift; and

a impedance transformer circuit receiving the signal from the main amplifier, wherein the impedance transformer circuit includes second lumped elements, the second lumped elements are arranged such that the impedance transformer circuit exhibits a second predefined impedance, and the first and second lumped elements are selected from a group of capacitors and inductors.

16. The Doherty combiner of claim 15 , wherein the first lumped elements include:

a first capacitor coupled in shunt between an output terminal of the main amplifier and a ground terminal;

a second capacitor coupled in shunt between a first inductor and the ground terminal;

the first inductor coupled to the first capacitor and the second capacitor;

a third capacitor coupled in shunt between output terminals of the one or more peaking amplifiers and the ground terminal;

the second capacitor coupled in shunt between a second inductor and the ground terminal; and

the second inductor connected to the second capacitor and the third capacitor.

17. The Doherty combiner of claim 15 , wherein the second lumped elements include:

a fourth capacitor coupled in shunt between an output terminal of the main amplifier and a ground terminal;

a fifth capacitor coupled in shunt between a third inductor and the ground terminal;

the third inductor connected to the fourth capacitor and the fifth capacitor;

a sixth capacitor coupled in shunt between output terminals of the one or more peaking amplifiers and the ground terminal;

the fifth capacitor coupled in shunt between a fourth inductor and the ground terminal; and

the fourth inductor connected to the fifth capacitor and the sixth capacitor.

Assignments (9)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2017
From: II-VI OPTOELECTRONIC DEVICES, INC.
To: SKYWORKS SOLUTIONS, INC.
Reel/Frame 042551/0708 →
CHANGE OF NAME Recorded May 1, 2017
From: ANADIGICS, INC.
To: II-VI OPTOELECTRONIC DEVICES, INC.
Reel/Frame 042381/0761 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUS NUMBER 6790900 AND REPLACE IT WITH 6760900 PREVIOUSLY RECORDED ON REEL 034056 FRAME 0641. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Nov 21, 2016
From: ANADIGICS, INC.
To: SILICON VALLEY BANK
Reel/Frame 040660/0967 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE'S NAME PREVIOUSLY RECORDED AT REEL: 037973 FRAME: 0226. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded May 18, 2016
From: ANADIGICS, INC.
To: II-VI INCORPORATED
Reel/Frame 038744/0835 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2016
From: II-VI INCORPORATED
To: ANADIGICS, INC.
Reel/Frame 038119/0312 →
INTELLECTUAL PROPERTY SECURITY AGREEMENT Recorded Mar 1, 2016
From: ANADIGICS, INC.
To: II-IV INCORPORATED
Reel/Frame 037973/0226 →
RELEASE OF SECURITY INTEREST Recorded Mar 1, 2016
From: SILICON VALLEY BANK
To: ANADIGICS, INC.
Reel/Frame 037973/0133 →
SECURITY AGREEMENT Recorded Oct 27, 2014
From: ANADIGICS, INC.
To: SILICON VALLEY BANK
Reel/Frame 034056/0641 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 13, 2012
From: OZARD, KENNETH SEAN
To: ANADIGICS, INC.
Reel/Frame 029462/0450 →