IP Library Granted Patent US 9,082,426
Granted Patent B1
US 9,082,426 · App. 13/719,809 · Granted Jul 14, 2015

Methods for manufacturing electronic lapping guides for writer heads that closely track pole formation of the writer heads

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,082,426
App. No.
13/719,809
Granted
Jul 14, 2015
Kind
B1
Abstract

Methods for manufacturing electronic lapping guides (ELGs) for writer heads that closely track the pole formation of the writer heads are provided. Once such method includes forming an ELG adjacent to a writer head that is subjected to substantially all of the sub-processing actions associated with the pole formation of the writer head, lapping the pole material, measuring a resistance of the ELG during the lapping, comparing the measured resistance with a target resistance, and terminating the lapping based on the comparison of the measured resistance with the target resistance.

Claims (39)

1. A method for manufacturing a writer head using an electronic lapping guide (ELG), the method comprising:

depositing and patterning a conductive layer on a portion of a substrate to form a first connection pad at the ELG, wherein the ELG is adjacent to the writer head;

depositing and patterning a stop layer on a portion of the substrate at the writer head;

depositing a first dielectric layer on the stop layer and on the first ELG connection pad;

performing a first material removal sub-process to remove a portion of the first dielectric layer to expose the first ELG connection pad;

performing a planarization sub-process to substantially planarize the first dielectric layer;

depositing an ELG sensor layer on a portion of the first dielectric layer at the ELG and on the first ELG connection pad;

depositing a second dielectric layer on the first dielectric layer at the writer head and on the ELG sensor layer at the ELG;

performing a second material removal sub-process to form a pole trench in the first and second dielectric layers extending to the stop layer at the writer head and to form an ELG trench in the second dielectric layer extending to the ELG sensor layer at the ELG, wherein the ELG trench is patterned to form an island structure substantially enclosing a preselected portion of the second dielectric layer;

depositing a pole material within the pole trench and the ELG trench to form a write pole of the writer head;

lapping the pole material;

measuring a resistance of the ELG during the lapping;

comparing the measured resistance with a target resistance; and

terminating the lapping based on the comparison of the measured resistance with the target resistance.

2. The method of claim 1 , wherein the performing the first material removal sub-process to remove the portion of the first dielectric layer to expose the first ELG connection pad comprises performing a wet etch sub-process to remove the portion of the first dielectric layer to expose the first ELG connection pad.

3. The method of claim 1 ,

wherein the performing the first material removal sub-process to remove the portion of the first dielectric layer to expose the first ELG connection pad comprises depositing and patterning a planarization stop layer on portions of the first dielectric layer and performing the first material removal sub-process to remove the portion of the first dielectric layer to expose the first ELG connection pad; and

wherein the performing the planarization sub-process to substantially planarize the first dielectric layer comprises performing the planarization sub-process to substantially planarize the first dielectric layer as far as the planarization stop layer and removing the planarization stop layer.

4. The method of claim 1 , wherein the performing the first material removal sub-process to remove the portion of the first dielectric layer to expose the first ELG connection pad comprises removing the portion of the first dielectric layer to form a connection pad trench extending to the first ELG connection pad.

5. The method of claim 1 , wherein a lateral projection of the ELG sensor layer to the pole trench of the writer head is positioned in between a bottom of the pole trench and a top of the pole trench.

6. The method of claim 1 , wherein the lapping the pole material comprises lapping the pole material of the writer head to have a preselected dimension.

7. The method of claim 1 ,

wherein the depositing the pole material within the pole trench and the ELG trench to form the write pole of the writer head comprises:

depositing a seed layer within the pole trench and the ELG trench; and

depositing the pole material on the seed layer within the pole trench and the ELG trench to form the write pole of the writer head; and

wherein the lapping the pole material comprises lapping the pole material of the writer head to have a preselected dimension.

8. The method of claim 1 , wherein the depositing the pole material within the pole trench and the ELG trench to form the write pole of the writer head comprises:

depositing the pole material within the pole trench and the ELG trench to form the write pole of the writer head; and

performing a planarization sub-process on the pole material.

9. The method of claim 1 , wherein the performing the second material removal sub-process to form the pole trench in the first and second dielectric layers extending to the stop layer at the writer head and to form the ELG trench in the second dielectric layer extending to the ELG sensor layer at the ELG comprises performing a reactive ion etching sub-process to form the pole trench in the first and second dielectric layers extending to the stop layer at the writer head and to form the ELG trench in the second dielectric layer extending to the ELG sensor layer at the ELG.

10. The method of claim 1 , wherein the writer head and the ELG are each subjected to substantially the same processing actions for fabrication.

11. The method of claim 1 , wherein the measuring the resistance of the ELG during the lapping comprises measuring a resistance across the first ELG connection pad and a second ELG connection pad, wherein the ELG sensor layer is electrically coupled to both the first ELG connection pad and the second ELG connection pad.

12. The method of claim 1 , wherein the performing the second material removal sub-process to form the pole trench in the first and second dielectric layers and to form the ELG trench in the second dielectric layer comprises performing a third material removal sub-process to remove a portion of the ELG sensor layer in the ELG trench.

13. The method of claim 12 , wherein the third material removal sub-process comprises an ion beam etching sub-process to remove the portion of the ELG sensor layer in the ELG trench.

14. The method of claim 1 , wherein the substrate comprises a leading shield layer of the writer head.

15. The method of claim 1 , wherein the conductive layer comprises Cu.

16. The method of claim 1 , wherein a preselected width of the ELG trench and the island structure are selected to substantially avoid a formation of protrusions along edges of the ELG trench prior to a subsequent planarization sub-process.

17. The method of claim 1 , wherein the island structure is configured to define a preselected resistance of the ELG.

18. The method of claim 17 , wherein a peripheral edge portion of the island structure is configured to substantially define the preselected resistance of the ELG, wherein the peripheral edge portion is an edge portion of the island structure that is closest to a lapping surface of the writer head.

Assignments (9)
PATENT COLLATERAL AGREEMENT - DDTL LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067045/0156 →
PATENT COLLATERAL AGREEMENT - A&R LOAN AGREEMENT Recorded Aug 21, 2023
From: WESTERN DIGITAL TECHNOLOGIES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 064715/0001 →
RELEASE OF SECURITY INTEREST AT REEL 038710 FRAME 0845 Recorded Feb 8, 2022
From: JPMORGAN CHASE BANK, N.A.
To: WESTERN DIGITAL (FREMONT), LLC; WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 058965/0445 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 19, 2019
From: WESTERN DIGITAL (FREMONT), LLC
To: WESTERN DIGITAL TECHNOLOGIES, INC.
Reel/Frame 050450/0582 →
RELEASE OF SECURITY INTEREST Recorded Mar 5, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: WESTERN DIGITAL (FREMONT), LLC
Reel/Frame 045501/0158 →
SECURITY AGREEMENT Recorded May 16, 2016
From: WESTERN DIGITAL (FREMONT), LLC
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038744/0755 →
SECURITY AGREEMENT Recorded May 16, 2016
From: WESTERN DIGITAL (FREMONT), LLC
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038744/0675 →
SECURITY AGREEMENT Recorded May 16, 2016
From: WESTERN DIGITAL (FREMONT), LLC
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 038710/0845 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2013
From: CHEN, YAN; LI, DONGHONG; ZHOU, RONGHUI; WANG, LIEN-CHANG; YAO, LILY; JIANG, MING
To: WESTERN DIGITAL (FREMONT), LLC
Reel/Frame 029679/0061 →