IP Library Granted Patent US 9,077,297
Granted Patent B2
US 9,077,297 · App. 13/724,157 · Granted Jul 7, 2015

Power amplifier time-delay invariant predistortion methods and apparatus

Inventors: Dali Yang (Mountain View, CA); Jia Yang (Mountain View, CA)
Assignee: DALI SYSTEMS CO., LTD.
H03F1/3241H03F1/3247H03F3/24H03F2200/451H03F2200/57H03F2201/3224H03F2201/3233
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,077,297
App. No.
13/724,157
Granted
Jul 7, 2015
Kind
B2
Abstract

An embodiment of the invention is a time-delay invariant predistortion approach to linearize power amplifiers in wireless RF transmitters. The predistortion architecture is based on the stored-compensation or memory-compensation principle by using a combined time-delay addressing method, and therefore, the architecture has an intrinsic, self-calibrating time-delay compensation function. The predistortion architecture only uses a lookup table to conduct both the correction of non-linear responses of a power amplifier and the compensation of any time-delay effects presented in the same system. Due to the time-delay invariant characteristic, the predistortion design has a wider dynamic range processing advantage for wireless RF signals, and therefore can be implemented in multi-carrier and multi-channel wireless systems.

Claims (19)

1. A predistortion system for linearizing the output of a power amplifier comprising:

a first receiver configured to receive a first signal representative of a radio frequency (RF) modulated signal;

a second receiver configured to receive a feedback signal representative of at least one nonlinear characteristic of a power amplifier;

a predistortion controller communicatively coupled with both the first receiver and the second receiver, the predistortion controller comprising at least one lookup table of a predetermined size; and

wherein the at least one lookup table is configured to respond to:

a first input derived from a difference between the square of a quadrature component of the first signal and the square of a quadrature component of the feedback signal, and

a second input derived from a difference between the square of an in-phase component of the first signal and the square of an in-phase component of the feedback signal.

2. The predistortion system of claim 1 , further comprising:

a reference path communicatively coupled with the first receiver and the predistortion controller;

a feedback path communicatively coupled with the second receiver and the predistortion controller;

wherein the at least one lookup table is configured to store at least one time-delay value that compensates for a time delay between the reference path and the feedback path.

3. The predistortion system of claim 2 wherein the at least one lookup table is further configured to adaptively update at least one correction value in the lookup table by combining a non-linear correction value of the power amplifier with the at least one time-delay value.

4. The predistortion system of claim 1 wherein the predistortion controller is configured to generate a correction factor for correcting at least one nonlinear characteristic of the power amplifier based on at least the first input or the second input.

5. The predistortion system of claim 1 , further comprising combining logic to:

combine the RF modulated signal with a signal corresponding to the correction factor; and

supply the combined RF modulated signal and second signal to the power amplifier to linearize the output of the power amplifier.

6. The predistortion system of claim 1 , further comprising a serial shift register for forming an address for the lookup table.

7. The predistortion system of claim 1 wherein the lookup table is addressed by parallel signals.

8. The predistortion system of claim 1 wherein the feedback signal is an analog signal.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 4, 2021
From: YANG, DALI; YANG, JIA
To: DALI SYSTEMS CO. LTD.
Reel/Frame 057083/0775 →
SECURITY INTEREST Recorded Jul 24, 2019
From: DALI WIRELESS, INC.
To: DALI RESEARCH (NORTHWIND) LLC
Reel/Frame 049846/0055 →
CORRECTIVE ASSIGNMENT TO CORRECT THE APPLICATION NUMBER 15173877 TO 15173887 PREVIOUSLY RECORDED AT REEL: 039645 FRAME: 0347. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT . Recorded Jan 23, 2018
From: DALI SYSTEMS CO. LTD.
To: DALI WIRELESS, INC.
Reel/Frame 045126/0677 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 6, 2016
From: DALI SYSTEMS CO. LTD.
To: DALI WIRELESS, INC.
Reel/Frame 039645/0347 →
Continuity (6)
Continuation 12021241 · Jan 28, 2008
Continuation In Part 11262079 · Oct 27, 2005
Continuation 10137556 · May 1, 2002
Provisional Application 60897746 · Jan 26, 2007
Provisional Application 60898312 · Jan 29, 2007
Related Publication 20130147550A1 · Jun 13, 2013