IP Library Granted Patent US 9,201,784
Granted Patent B2
US 9,201,784 · App. 13/728,061 · Granted Dec 1, 2015

Semiconductor storage device and method for controlling nonvolatile semiconductor memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,201,784
App. No.
13/728,061
Granted
Dec 1, 2015
Kind
B2
Abstract

According to embodiments, a controller comprises a write control unit that performs writing in a nonvolatile semiconductor memory, and an area management unit that causes the write control unit to perform write processing until a spare area not storing valid data is not present in the nonvolatile semiconductor memory, and transmits an error to a host when the spare area is not present.

Claims (23)

1. A semiconductor storage device comprising:

a nonvolatile semiconductor memory having a plurality of blocks; and

a controller configured to

calculate a first value indicating amount of data corresponding to addresses which are unwritten in the nonvolatile semiconductor memory among logical addresses contained in a received write instruction from a host,

calculate a second value, the second value being derived by adding a third value to the first value, the third value being current amount of valid data,

calculate a fourth value indicating a current storage capacity usable as a storage area in the nonvolatile semiconductor memory, and

in a case where the second value does not exceed the fourth value, perform a write processing based on the received write instruction.

2. The semiconductor storage device according to claim 1 , wherein, in a case where the second value exceeds the fourth value, the controller notifies an error to the host.

3. The semiconductor storage device according to claim 1 , wherein the fourth value is derived by adding a spare storage area capacity to a storage area capacity corresponding to a logical address designated by the host and subtracting a bad area capacity unusable as a storage area therefrom.

4. The semiconductor storage device according to claim 2 , wherein, when the second value lowers the fourth value by executing a deletion instruction, the controller enables the write processing again.

5. The semiconductor storage device according to claim 1 , wherein the third value and the fourth value are notified to the host in response to a request from the host.

6. A method for controlling a nonvolatile semiconductor memory having a plurality of blocks, the method comprising:

calculating a first value indicating amount of data corresponding to addresses which are unwritten in the nonvolatile semiconductor memory among logical addresses contained in a received write instruction from a host,

calculating a second value, the second value being derived by adding a third value to the first value, the third value being current amount of valid data,

calculating a fourth value indicating a current storage capacity usable as a storage area in the nonvolatile semiconductor memory,

in a case where the second value does not exceed the fourth value, performing a write processing based on the received write instruction.

7. The method according to claim 6 , further comprising

in a case where the second value exceeds the fourth value, notifying an error to the host.

8. The method according to claim 6 , wherein the fourth value is derived by adding a spare storage area capacity to a storage area capacity corresponding to a logical address designated by the host and subtracting a bad area capacity unusable as a storage area therefrom.

9. The method according to claim 7 , further comprising

when the second value lowers the fourth value by executing a deletion instruction, enabling the write processing again.

10. The method according to claim 6 , further comprising

notifying the host of the third value and the fourth value in response to a request from the host.

Assignments (5)
MERGER Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: K.K. PANGEA
Reel/Frame 055659/0471 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: TOSHIBA MEMORY CORPORATION
To: KIOXIA CORPORATION
Reel/Frame 055669/0001 →
CHANGE OF NAME AND ADDRESS Recorded Jan 22, 2021
From: K.K. PANGEA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 055669/0401 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 5, 2017
From: KABUSHIKI KAISHA TOSHIBA
To: TOSHIBA MEMORY CORPORATION
Reel/Frame 043088/0620 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 27, 2012
From: NAGAI, KOICHI
To: KABUSHIKI KAISHA TOSHIBA
Reel/Frame 029533/0732 →