IP Library Granted Patent US 8,729,690
Granted Patent B2
US 8,729,690 · App. 13/728,246 · Granted May 20, 2014

Assembly having stacked die mounted on substrate

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,729,690
App. No.
13/728,246
Granted
May 20, 2014
Kind
B2
Abstract

Metal rerouting interconnects at one or more sides of a die or multiple die segments can form edge bonding pads for electrical connection. Insulation can be applied to surfaces of the die or multiple die segments after optional thinning and singulation, and openings can be made in the insulation to the electrical connection pads. After being placed atop one another in a stack, vertically adjacent die or die segments can be electrically interconnected using a flexible bond wire or bond ribbon attached to an electrical connection pad exposed within such opening, the bond wire or ribbon protruding horizontally, and an electrically conductive polymer, or epoxy, filaments or lines can be applied to the stack.

Claims (27)

1. A semiconductor die assembly, comprising:

a die stack comprising a first die mounted on a substrate and at least one additional die stacked over said first die mounted on said substrate, said first die and each said additional die having a plurality of peripheral electrical connection sites arrayed in a row near and generally parallel to a peripheral edge of said die, at least one die selected from said first die and said at least one additional die being a memory die, and dielectric spacers maintaining a fixed spacing between the at least one additional die and the first die, and a conducting element electrically connected to at least one of said peripheral electrical connection sites on at least one of said die and extending from said at least one peripheral electrical connection site toward said peripheral die edge on said at least one of said die; and

the substrate having an electrical connection land at a die mount side thereof, wherein

said at least one of said peripheral electrical connection sites is electrically connected to said electrical connection land on said substrate by an electrically conductive polymer element applied to a side of said die stack adjacent said peripheral die edge, said electrically conductive polymer element contacting said conducting element and being electrically connected to said land.

2. The assembly of claim 1 , wherein adjacent die of the first die and the at least one additional die are attached to one another with an electrically insulating material.

3. The assembly of claim 2 , wherein the spacers are disposed in the electrically insulating material between the adjacent die.

4. The assembly of claim 2 , wherein the spacers include spheres.

5. The assembly of claim 4 , wherein the spheres include spheres made of glass, ceramic or quartz.

6. A semiconductor die assembly, comprising:

a die stack comprising a first die mounted on a substrate and at least one additional die stacked over said first die mounted on said substrate, said first die and each said additional die having a plurality of peripheral electrical connection sites arrayed in a row near and generally parallel to a peripheral edge of said die, and a conducting element electrically connected to at least one of said peripheral electrical connection sites on at least one of said die and extending from said at least one peripheral electrical connection site toward said peripheral die edge on said at least one of said die; the substrate having an electrical connection land at a die mount side thereof, wherein

said at least one of said peripheral electrical connection sites is electrically connected to said electrical connection land on said substrate by an electrically conductive polymer element applied to a side of said die stack adjacent said peripheral die edge, said electrically conductive polymer element contacting said conducting element and being electrically connected to said land; and

a heatsink covering the die stack.

7. The assembly of claim 6 wherein said conducting element extends into the electrically conductive polymer element.

8. The assembly of claim 6 , said additional die and said first die mounted on said substrate comprising a plurality of die;

wherein said at least one interconnection site on at least a first one of said plurality of die is electrically connected to said at least one interconnection site on at least a second one of said plurality of die by an electrically conductive polymer element applied to a side of said die stack adjacent said peripheral edge,

said electrically conductive polymer element contacting a said conducting element electrically connected to said at least one interconnection site on each of said plurality of die.

9. The assembly of claim 6 wherein said peripheral interconnection site on any one of more of said die comprises an original peripheral die pad.

10. The assembly of claim 6 wherein any one of more of said die is rerouted to connect original die pads to peripheral interconnection sites.

11. The assembly of claim 6 , further comprising an electrical insulator between any one of more of said die and the electrically conductive polymer element.

12. The assembly of claim 6 wherein the electrical insulator comprises a conformal coating.

13. The assembly of claim 12 wherein the conformal coating has openings above selected ones of the interconnection sites.

14. The assembly of claim 6 wherein the electrically conductive polymer element is oriented generally perpendicular to the die mount side of the substrate.

15. The assembly of claim 6 wherein said conducting element comprises a lead frame lead.

16. The assembly of claim 6 , further comprising an underfill between said first die and said substrate.

17. The assembly of claim 6 , wherein said substrate comprises a multi-layer substrate.

18. The assembly of claim 17 wherein said multi-layer substrate comprises a heat sinking layer.

19. The assembly of claim 18 wherein said heat sinking layer is a metal layer.

Assignments (10)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
CORRECTION TO REEL 030302/FRAME 0726 TO CORRECT NAME OF FIRST CONVEYING PARTY FROM AL TO ALFONS Recorded Jun 18, 2013
From: VINDASIUS, ALFONS; ROBINSON, MARC E.; JACOBSEN, LARRY; ALMEN, DONALD
To: VERTICAL CIRCUITS, INC.
Reel/Frame 030664/0508 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 24, 2013
From: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
To: INVENSAS CORPORATION
Reel/Frame 030499/0319 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 6, 2013
From: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
To: INVENSAS CORPORATION
Reel/Frame 030352/0594 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2013
From: VERTICAL CIRCUITS, INC.
To: VERTICAL CIRCUITS (ASSIGNMENT FOR THE BENEFIT OF CREDITORS), LLC
Reel/Frame 030335/0270 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2013
From: VERTICAL CIRCUITS SOLUTIONS, INC.
To: VERTICAL CIRCUITS, INC.
Reel/Frame 030331/0833 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 25, 2013
From: VERTICAL CIRCUITS, INC.
To: VERTICAL CIRCUITS SOLUTIONS, INC.
Reel/Frame 030312/0657 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 24, 2013
From: VINDASIUS, AL; ROBINSON, MARC E.; JACOBSEN, LARRY; ALMEN, DONALD
To: VERTICAL CIRCUITS, INC.
Reel/Frame 030302/0726 →