IP Library Granted Patent US 9,128,289
Granted Patent B2
US 9,128,289 · App. 13/730,359 · Granted Sep 8, 2015

Display apparatus incorporating high-aspect ratio electrical interconnects

Inventors: Gianni Taraschi (Arlington, MA); Mark B. Andersson (Northborough, MA); Jasper Lodewyk Steyn (Winchester, MA)
Assignee: Pixtronix, Inc.
G02B26/04
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,128,289
App. No.
13/730,359
Granted
Sep 8, 2015
Kind
B2
Abstract

This disclosure provides systems, methods and apparatus for enabling a display to have a faster switching rate and an increased aperture ratio by using looped electrical interconnects with a reduced footprint. In one aspect, a display apparatus includes an array of display elements and a high-aspect ratio electrical interconnect connected to at least one display element in the array of display elements, wherein the high-aspect ratio electrical interconnect forms a loop that defines a closed boundary.

Claims (22)

1. A display apparatus, comprising:

a substrate;

an array of display elements formed on the substrate; and

a high-aspect ratio electrical interconnect connected to at least one display element in the array of display elements, wherein the high-aspect ratio electrical interconnect has an aspect ratio that is greater than at least about 1:1 and less than about 10:1 and wherein the electrical interconnect is elevated over the substrate by a plurality of base structures, wherein a length of at least one of the plurality of base structures in a direction towards a neighboring base structure is greater than about 25% and less than about 95% of a length of a gap separating the neighboring base structures.

2. The display apparatus of claim 1 , wherein the electrical interconnect forms a loop that defines a closed boundary.

3. The display apparatus of claim 1 , wherein a portion of the elevated electrical interconnect is supported by the base structures and another portion of the elevated interconnect is suspended over the substrate.

4. The display apparatus of claim 1 , wherein the base structures are electrically conductive.

5. The display apparatus of claim 1 , wherein the electrical interconnect is a first electrical interconnect, and the display apparatus further includes a second electrical interconnect that extends crosswise relative to the first electrical interconnect, and the second electrical interconnect extends below the first electrical interconnect and through the gap separating the neighboring base structures.

6. The display apparatus of claim 5 , wherein the length of the first base structure is greater than about 90% and less than about 95% of the length of the gap separating the neighboring base structures.

7. The display apparatus of claim 1 , wherein the elevated electrical interconnect includes a pair of interconnect sections connected to one another at a first end portion.

8. The display apparatus of claim 7 , wherein the pair of interconnect sections are connected to one another by the base structures along portions of the electrical interconnect where the base structures support the electrical interconnect and wherein the pair of interconnects are connected to one another by a horizontal bridge section that is suspended over the substrate along portions of the electrical interconnect where the electrical interconnect is suspended over the substrate.

9. The display apparatus of claim 7 , wherein each of the pair of interconnect sections has a cross sectional aspect ratio that is greater than 1:1 and less than about 10:1.

10. The display apparatus of claim 1 , further comprising:

a processor that is configured to communicate with the display, the processor being configured to process image data; and

a memory device that is configured to communicate with the processor.

11. The display apparatus of claim 10 , further comprising:

a driver circuit configured to send at least one signal to the display apparatus; and

a controller configured to send at least a portion of the image data to the driver circuit.

12. The display apparatus of claim 10 , further comprising:

an image source module configured to send the image data to the processor, wherein the image source module comprises at least one of a receiver, transceiver, and transmitter.

13. The display apparatus of claim 10 , further comprising:

an input device configured to receive input data and to communicate the input data to the processor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 2, 2016
From: PIXTRONIX, INC.
To: SNAPTRACK, INC.
Reel/Frame 039905/0188 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 10, 2013
From: TARASCHI, GIANNI; ANDERSON, MARK B.; STEYN, JASPER LODEWYK
To: PIXTRONIX, INC.
Reel/Frame 029604/0669 →
Continuity (1)
Related Publication 20140185121A1 · Jul 3, 2014