IP Library Granted Patent US 8,988,415
Granted Patent B2
US 8,988,415 · App. 13/737,597 · Granted Mar 24, 2015

Display device, method of laying out wiring in display device, and electronic device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,988,415
App. No.
13/737,597
Granted
Mar 24, 2015
Kind
B2
Abstract

A display device includes: a pixel array section having pixels arranged in a form of a matrix on a display panel; a first terminal group disposed on the display panel so as to correspond to each control line of a first control line group arranged in each pixel row of the pixel array section; a first wiring group for electrically connecting each terminal of the first terminal group to each control line of the first control line group; a second terminal group disposed on the display panel for a second control line group arranged in each pixel row of the pixel array section with a plurality of control lines as a unit; and a second wiring group for electrically connecting each terminal of the second terminal group to each control line of the second control line group through parts between the terminals of the first terminal group.

Claims (30)

1. A display device comprising:

a first control circuit between a second control circuit and a pixel, said pixel including a driving transistor;

{M} number of scanning lines output from said first control circuit, a power supply line and each of the scanning lines extending linearly along a direction;

{X} number of wires output from said second control circuit, said power supply line directly electrically connecting a drain/source electrode of the driving transistor to one of the wires,

wherein a first wiring line is electrically connected to a control line of the first group and a different control line of the first group, the first terminal group being between a first group of the pixels and said first wiring line,

wherein said one of the wires crosses one of the scanning lines, a different one of the scanning lines not crossing said one of the wires.

2. The display device according to claim 1 , wherein said first control circuit is a writing scanning circuit.

3. The display device according to claim 1 , wherein said second control circuit is a power supply scanning circuit.

4. The display device according to claim 1 , wherein said pixel is on a transparent insulating substrate, said first control circuit being between said second control circuit and said transparent insulating substrate.

5. The display device according to claim 1 , wherein said one of the wires extends linearly along a path other than said direction.

6. The display device according to claim 1 , wherein said one of the wires extends orthogonal to said direction.

7. The display device according to claim 1 , further comprising: a different power supply line extending linearly along said direction, said different power supply line directly electrically connecting a drain/source electrode of a different driving transistor to said one of the wires.

8. The display device according to claim 1 , further comprising a gate electrode of a writing transistor directly electrically connected to said one of the scanning lines, said pixel including said writing transistor.

9. The display device according to claim 8 , further comprising: a gate electrode of a different writing transistor directly electrically connected to said different one of the scanning lines.

10. The display device according to claim 9 , further comprising: a signal line crossing said each of the scanning lines, said different writing transistor being configured to provide electrical connection and disconnection between said signal line and a gate electrode of another driving transistor.

11. The display device according to claim 10 , wherein said writing transistor is configured to provide electrical connection and disconnection between a gate electrode of the driving transistor and said signal line.

12. The display device according to claim 1 , further comprising: a common power supply line directly electrically connected to a cathode electrode of an organic EL element.

13. The display device according to claim 12 , further comprising: a source/drain electrode of the driving transistor directly electrically connected to an anode electrode of the organic EL element.

14. The display device according to claim 1 , wherein {M} is an integer greater than 1, {X} being an integer greater than 1.

15. The display device according to claim 14 , wherein {X} does not equal {M}.

16. The display device according to claim 14 , wherein {X} is less than {M}.

17. The display device according to claim 14 , wherein: {X}={M}/3.

18. The display device according to claim 14 , wherein {M} is the total number of the scanning lines output from said first control circuit, {X} being the total number of the wires output from said second control circuit.

19. The display device according to claim 1 , wherein said one of the scanning lines is electrically connected to one of the scanning line terminals.

20. An organic EL display device wherein in a plan view of a layout structure of wiring, the display device comprising;

a terminal group of scanning line terminals, a group of control lines, and a matrix of pixels,

wherein a wiring line is electrically connected to a control line from the group and a different control line of the first group, the first terminal group being between a first group of the pixels and said first wiring line,

wherein one of the pixels is electrically connected to said control line of the first group and a scanning line, said scanning line being electrically connected to one of the scanning line terminals from the first terminal group,

wherein said one of the pixels has a first transistor, a second transistor connected to a gate electrode of the first transistor and a light emitting element, said scanning line being electrically connected to a gate electrode of the first transistor,

wherein a line width of said first wiring line is wider than a line width of said scanning line.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 10, 2015
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 036090/0968 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 13, 2012
From: GEHWOLF, KLAUS; GEIGER, CHRISTIAN
To: MANN+HUMMEL GMBH
Reel/Frame 028956/0015 →