IP Library Granted Patent US 9,153,172
Granted Patent B2
US 9,153,172 · App. 13/744,843 · Granted Oct 6, 2015

Method and system for programming and driving active matrix light emitting device pixel having a controllable supply voltage

Inventors: Arokia Nathan (Cambridge, GB); Gholamreza Chaji (Waterloo, CA); Peyman Servati (Vancouver, CA)
Assignee: Ignis Innovation Inc.
G09G3/3233G09G3/3696G09G2300/0842G09G2300/0852G09G2310/0262G09G2310/06G09G2310/061G09G2320/043
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,153,172
App. No.
13/744,843
Granted
Oct 6, 2015
Kind
B2
Abstract

Method and system for programming and driving active matrix light emitting device pixel is provided. The pixel is a voltage programmed pixel circuit, and has a light emitting device, a driving transistor and a storage capacitor. The pixel has a programming cycle having a plurality of operating cycles, and a driving cycle. During the programming cycle, the voltage of the connection between the OLED and the driving transistor is controlled so that the desired gate-source voltage of a driving transistor is stored in a storage capacitor.

Claims (23)

1. A display system, comprising:

a substrate;

a plurality of pixel circuits arranged on the substrate in rows and columns, each of the pixel circuits including a capacitor, a switch transistor connected to a signal line for transferring programming data to be stored in the capacitor as a corresponding voltage, and a driving transistor connected to a light emitting device for emitting light according to the voltage stored in the capacitor, the driving transistor having a terminal connected to a voltage supply line;

a plurality of signal lines on the substrate, each connected to corresponding ones of the pixel circuits;

a plurality of voltage supply lines each arranged on the substrate to intersect perpendicularly the plurality of signal lines; and

a top electrode on the pixel circuits, wherein, in each of the pixel circuits, a gate of the driving transistor is connected directly to the switch transistor, a drain of the driving transistor is connected to a first of the plurality of voltage supply lines, and where, during a programming cycle that includes transferring the programming data from the signal line to the capacitor, the first voltage supply line is adjusted to adjust a voltage of the gate of the driving transistor to cause a gate-source voltage of the driving transistor to be stored in the capacitor as the gate of the driving transistor remains connected to the signal line through the switch transistor.

2. The display system of claim 1 , further comprising a driver for driving each of the voltage supply lines to a voltage that is controllable by the driver from a compensation voltage to at least an operating voltage.

3. The display system of claim 2 , wherein the compensation voltage is a negative voltage and the operating voltage of the first voltage supply line is a positive voltage.

4. The display system of claim 1 , wherein the number of voltage supply lines corresponds to the number of rows of pixel circuits, the voltage supply lines being arranged in rows relative to the substrate.

5. The display system of claim 1 , further comprising a plurality of select lines, each connected to a corresponding gate of the switch transistor of each of the pixel circuits, the select lines being arranged on the substrate parallel with the voltage supply lines.

6. The display system of claim 5 , wherein the number of select lines corresponds to the number of rows of pixel circuits, the select lines being arranged in rows relative to the substrate, and the signal lines being arranged in columns relative to the voltage supply and select lines.

7. The display system of claim 5 , wherein, in each of the pixel circuits, a gate of the switch transistor is connected to a corresponding one of the select lines, a first terminal of the switch transistor is connected to a corresponding one of the signal lines, a second terminal of the switch transistor is connected to a node to which a gate of the driving transistor is connected, the capacitor is coupled to the node, a first terminal of the light emitting device is connected to a second terminal of the driving transistor, a second terminal of the light emitting device is connected to a potential, a first terminal of the driving transistor is connected to a corresponding one of the voltage supply lines.

8. The display system of claim 1 , wherein the top electrode is transparent to permit light from each of the light emitting devices in the pixel circuits to pass through the top electrode, each of the light emitting devices being arranged over corresponding ones of the pixel circuits between the substrate and the top electrode.

9. The display system of claim 8 , wherein the top electrode is a continuous layer connected to a ground potential.

10. The display system of claim 1 , wherein the substrate is transparent to permit light from each of the light emitting devices in the pixel circuits to pass through the substrate, each of the light emitting devices being arranged on the substrate adjacent to corresponding ones of the pixel circuits between the transparent substrate and the top electrode.

11. The display system of claim 1 , wherein all of the pixel circuits are fabricated together, and all of the light emitting devices are fabricated together separate from fabrication of the pixel circuits, and each of the light emitting devices is connected to corresponding ones of the drive transistors of the pixel circuits by a via disposed on the substrate.

12. The display system of claim 1 , wherein, in each of the pixel circuits, the light emitting device does not overlap the switch transistor or the driving transistor on the substrate.

13. A display system, comprising:

a substrate;

a plurality of pixel circuits arranged on the substrate in rows and columns, each of the pixel circuits including a capacitor, a switch transistor connected to a signal line for transferring programming data to be stored in the capacitor as a corresponding voltage, and a driving transistor connected to a light emitting device for emitting light according to the voltage stored in the capacitor, the driving transistor having a drain terminal connected to a voltage supply line;

a plurality of signal lines on the substrate, each connected to corresponding ones of the pixel circuits;

a plurality of voltage supply lines each arranged on the substrate to intersect perpendicularly the plurality of signal lines; and

a top electrode on the pixel circuits, where, during a programming cycle that includes transferring the programming data from the signal line to a first terminal of the capacitor, a voltage between the light emitting device and the driving transistor is controlled by adjusting the voltage supply line to reset a second terminal of the capacitor while light emitting device remains off and to adjust a gate voltage of the driving transistor.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2023
From: IGNIS INNOVATION INC.
To: IGNIS INNOVATION INC.
Reel/Frame 063706/0406 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 22, 2013
From: NATHAN, AROKIA; CHAJI, GHOLAMREZA; SERVATI, PEYMAN
To: IGNIS INNOVATION INC.
Reel/Frame 029667/0873 →
Priority Claims (1)
CA 2490858 · Dec 7, 2004 · national
Continuity (4)
Continuation 13243065 · Sep 23, 2011
Continuation 12851652 · Aug 6, 2010
Continuation 11298240 · Dec 7, 2005
Related Publication 20130162507A1 · Jun 27, 2013