IP Library Granted Patent US 9,425,948
Granted Patent B2
US 9,425,948 · App. 13/749,984 · Granted Aug 23, 2016

Techniques for synchronizing a clock of a wired connection when transmitted over a wireless channel

Inventor: Amichai Sanderovich (Haifa, IL)
Assignee: QUALCOMM INCORPORATED
H04L7/0012G09G5/008G06F1/14G09G2370/10G09G2370/12G09G2370/16
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,425,948
App. No.
13/749,984
Granted
Aug 23, 2016
Kind
B2
Abstract

An apparatus and method for synchronizing a multimedia interface clock between a multimedia source device and a multimedia sink device connected over a wireless channel. The method comprises measuring a frequency of the source clock signal generated by the multimedia source device, wherein the measurement of the frequency is performed using a first reference clock signal; generating a frequency-stamp message including in part the measured frequency; encapsulating the frequency-stamp message in at least one packet; and transmitting the at least one packet to a wireless receiver connected to the multimedia sink device over the wireless channel.

Claims (54)

1. A method, performed by a device, for wireless communication, comprising:

measuring a frequency of a source clock signal generated by the device, wherein the measurement of the frequency is performed using a first reference clock signal;

generating a frequency-stamp message based on the measured frequency, wherein the frequency-stamp message indicates the frequency of the source clock as a function of a frequency of the first reference clock signal;

encapsulating the frequency-stamp message in at least one packet; and

transmitting the at least one packet to another device over a wireless channel.

2. The method of claim 1 , further comprising:

encapsulating multimedia and control signals generated by the device in the at least one packet.

3. The method of claim 1 , wherein measuring the frequency of the source clock signal further comprises:

counting clock cycles of the source clock signal during a number of clock cycles of the first reference clock signal;

multiplying the cycles' count by the frequency of the first reference clock signal; and

dividing the result by the number of clock cycles.

4. The method of claim 1 , wherein the device and the other device are compatible with a multimedia interface including any one of: a high-definition multimedia interface (HDMI), a DisplayPort interface, a mobile high-definition link (MHL) interface, and Mobility DisplayPort interface.

5. The method of claim 1 , wherein any of the device and the other device is any one of: a universal serial bus (USB) device and a peripheral component interconnect express (PCIe).

6. The method of claim 1 , wherein the at least one packet is transmitted over the wireless channel using a transport protocol, wherein the transport protocol is at least an IEEE 802.11ad protocol.

7. An apparatus for wireless communication, comprising:

a frequency measurement module configured to measure a frequency of a source clock signal generated by the apparatus, wherein the measurement of the frequency is performed using a first reference clock signal, wherein the frequency measurement module is further configured to generate a frequency-stamp message including at least in part the measured frequency;

a packetizer configured to encapsulate the frequency-stamp message in at least one packet, wherein the frequency-stamp message indicates the frequency of the source clock as a function of a frequency of the first reference clock signal; and

a wireless transmitter configured to transmit the at least one packet to another device over a wireless channel.

8. An apparatus for wireless communication, comprising:

a de-packetizer configured to extract a frequency-stamp and a time-stamp from at least one packet received from a device;

a frequency setting unit configured to determine a frequency value based on the frequency-stamp; and

a clock generation unit comprising a phase-locked loop (PLL), wherein the clock generation unit is configured to:

synthetize a sink clock signal using the determined frequency value and a reference clock signal during a locking phase of the PLL; and

synthetize the sink clock signal using the time-stamp during a tracking phase of the PLL.

9. The apparatus of claim 8 , wherein the frequency value is associated with a frequency of a source clock signal and was measured by the device using another reference clock signal, and wherein the reference clock signal and the other reference clock signal are deviated from each other by up to 20 parts per million (PPM).

10. The apparatus of claim 8 , wherein the frequency value is associated with a frequency of a source clock signal and was measured by the device using another reference clock signal, wherein the source clock signal was generated by the device.

11. The apparatus of claim 8 , wherein synthetizing the sink clock signal further comprises synthetizing a clock signal having a frequency that is a multiplication of a frequency of the reference clock signal multiplied by the determined frequency.

12. The apparatus of claim 8 , wherein the clock generation unit comprises a phase-locked loop (PLL) circuit or a frequency synthesizer.

13. A method, performed by a device, for wireless communication, comprising:

receiving at least one packet from another device;

extracting a frequency-stamp and a time-stamp generated by the other device from at least one packet received from the other device;

determining a frequency value based on the frequency-stamp;

synthetizing a sink clock signal using the determined frequency value and a reference clock signal during a locking phase of a phase-locked loop (PLL); and

synthetizing the sink clock signal using the time-stamp during a tracking phase of the PLL.

14. The method of claim 13 , wherein the frequency value is associated with a frequency of a source clock signal and was measured by the other device using another reference clock signal, and wherein the reference clock signal and the other reference clock signal are deviated from each other by up to 20 parts per million (PPM).

15. The method of claim 13 , wherein the frequency value is associated with a frequency of a source clock signal and was measured by the other device using another reference clock signal, wherein the source clock signal was generated by the other device.

16. The method of claim 13 , wherein synthetizing the sink clock signal further comprises synthetizing a clock signal having a frequency that is a multiplication of a frequency of the reference clock signal multiplied by the determined frequency.

17. The method of claim 13 , wherein synthetizing the sink clock signal is performed by the phase-locked loop (PLL) circuit or a synthesizer.

18. A computer-readable medium for wireless communication having instructions stored thereon for:

measuring a frequency of a source clock signal generated by a device, wherein the measurement of the frequency is performed using a first reference clock signal;

generating a frequency-stamp message based on the measured frequency, wherein the frequency-stamp message indicates the frequency of the source clock as a function of a frequency of the first reference signal;

encapsulating the frequency-stamp message in at least one packet; and

transmitting the at least one packet to another device over a wireless channel.

19. A computer-readable medium for wireless communication having instructions stored thereon for:

receiving at least one packet from a device;

extracting a frequency-stamp and a time-stamp generated by the device from at least one packet received from the device;

determining a frequency value based on the frequency-stamp;

synthetizing a sink clock signal using the determined frequency value and a reference clock signal during a locking phase of a phase-locked loop (PLL); and

synthetizing the sink clock signal using the time-stamp during a tracking phase of the PLL.

20. The apparatus of claim 14 , wherein the packetizer encapsulates multimedia and control signals generated by the apparatus in the at least one packet.

21. The apparatus of claim 14 , wherein the module for measuring the frequency of the source clock signal further comprises modules for:

counting clock cycles of the source clock signal during a number of clock cycles of the first reference clock signal;

multiplying the cycles' count by the frequency of the other reference clock; and

dividing the result by the number of clock cycles.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2014
From: WILOCITY LTD.
To: QUALCOMM ATHEROS, INC.
Reel/Frame 033521/0593 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2014
From: QUALCOMM ATHEROS, INC.
To: QUALCOMM INCORPORATED
Reel/Frame 033521/0834 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2013
From: SANDEROVICH, AMICHAI
To: WILOCITY LTD.
Reel/Frame 029713/0075 →
Continuity (2)
Provisional Application 61591032 · Jan 26, 2012
Related Publication 20130195233A1 · Aug 1, 2013