IP Library Patent Application 13757662
Patent Application
App. No. 13/757,662

SOFTWARE SYSTEMS FOR DEVELOPMENT, CONTROL, PROGRAMMING, SIMULATION, AND EMULATION OF FIXED AND RECONFIGURABLE LAB-ON-A-CHIP DEVICES

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
13/757,662
Abstract

A software system for development, control, programming, simulation, and emulation of fixed, software-configurable, software-reconfigurable, and software-controlled Lab-on-a-chip (“LoC”) devices. Files may be used to specify LoC configurations for models, emulation, and fabrication, and scripts can be implemented to control numerical simulations as well as physical emulations of modeled LoC devices. Other features include a control software design tool, fabrication design systems, and an authoring/editing tool for specification files. In some cases, an active data visualization system provides visualizations of real-time data generated by past and current simulations and emulations.

Claims (8)

1 . An integrated Lab-on-a-Chip (LoC) design system that models a reconfigurable LoC comprising software, models, and hardware.

2 . The LoC design system of claim 1 , wherein the design system further comprises a common interactive environment supporting exchange of data.

3 . The LoC design system of claim 2 , wherein the design model comprises simulation of at least one primitive element on the LoC.

4 . The LoC design system of claim 1 , wherein the software comprises at least one specification file is used with a common underlying design model.

5 . The LoC design system of claim 1 , wherein the hardware comprises a display system.

6 . The LoC design system of claim 1 , wherein the reconfigurable Lab-on-a-Chip further comprises a microprocessor or Digital Signal Processing (DSP) chip.

7 . The LoC design system of claim 1 , wherein the reconfigurable LoC further comprises controllable element attributes and controllable routing.

8 . The reconfigurable LoC of claim 3 , wherein the LoC is software configurable.

Assignments (2)
SECURITY INTEREST Recorded Sep 7, 2017
From: NRI R&D PATENT LICENSING, LLC
To: PBLM ADVT LLC
Reel/Frame 044036/0254 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2017
From: LUDWIG, LESTER F
To: NRI R&D PATENT LICENSING, LLC
Reel/Frame 042745/0063 →