IP Library Granted Patent US 9,089,063
Granted Patent B2
US 9,089,063 · App. 13/759,960 · Granted Jul 21, 2015

Method of reducing solder wicking on a substrate

Inventors: Glen C. Shepherd (Austin, TX); Anthony Aaron Lynn Burton (Sunnyvale, CA); Michael Ryan Ng (Burlingame, CA); Mimi Munson Tantillo (San Jose, CA); Dieu-Huong Nguyen Tran (Santa Clara, CA)
Assignees: Flextronics AP, LLC; Cisco Technology, Inc.
H05K1/115H05K1/114H05K3/3442H05K3/3452H05K2201/099H05K2201/09381H05K2201/10636Y10T29/49144Y10T29/49165
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,089,063
App. No.
13/759,960
Granted
Jul 21, 2015
Kind
B2
Abstract

This invention relates to a substrate with via and pad structure(s) to reduce solder wicking. Each via and pad structure connects a component to conductive layers associated with the substrate. The substrate includes one or more plated vias, solder mask(s) surrounding the plated vias, and a conductive pad with a conductive trace connected to each plated via. The conductive pad extends beyond the terminal sides to increase solder formation and the solder mask reduces solder formation at the terminal end of the component. The via and pad structure is suitable for a variety of components and high component density. The invention also provides a computer implemented method for calculating the maximum distance of a conductive pad extending beyond the terminal side of a component.

Claims (43)

1. A method of reducing solder wicking on a substrate when connecting a surface mount component to a plated via and conductive pad structure connected to conductive layers of the substrate, comprising:

placing the surface mount component on the plated conductive pad, wherein the surface mount component includes a package having an upper surface with solderable terminal sides and a terminal end;

surrounding the plated via with a solder mask;

exposing a part of the conductive pad that extends beyond each of the solderable terminal sides of the surface mount component to increase solder formation between the conductive pad and the solderable terminal sides; and

covering with a solder mask the part of the conductive pad that extends beyond the solderable terminal end to reduce solder formation at the terminal end of the surface mount component and to reduce solder formation at the plated via.

2. The method of claim 1 , further comprising extending a first arm and a second arm of the conductive pad beyond the solderable terminal sides of the surface mount component.

3. The method of claim 1 , further comprising forming the conductive pad to include a first arm, a second arm, and a body.

4. The method of claim 1 , further comprising forming the conductive pad as a T-shirt shaped structure.

5. The method of claim 1 , further comprising forming the solder mask in a keyhole shape.

6. The method of claim 1 , further comprising covering the substrate partially or entirely with a solder mask except the conductive pad and the plated via.

7. The method of claim 1 , further comprising soldering the conductive pad to the surface mount component, wherein the solder joints have a greater volume at the solderable terminal sides than at the terminal end of the surface mount component.

8. The method of claim 1 , wherein the substrate is a printed circuit board.

9. The method of claim 1 , wherein the substrate is part of a BGA package footprint.

10. The method of claim 1 , wherein the solder mask is a ring surrounding the plated via.

11. The method of claim 2 , further comprising forming the first arm and second arms symmetrically with respect to the plated via.

12. The method of claim 3 , further comprising forming the first arm and the second arm symmetrically with respect to the plated via.

13. The method of claim 4 , further comprising forming the T-shirt shaped structure symmetrically with respect to the plated via.

14. A method of reducing solder wicking on a substrate when connecting a surface mount component to conductive layers of the substrate, comprising:

providing a surface mount component that includes a package having an upper surface with first solderable terminal sides and a first terminal end and second solderable terminal sides and a second terminal end;

connecting a first plated via to a first conductive layer;

surrounding the first plated via with a first solder mask;

connecting a second plated via to a second conductive layer;

surrounding the second plated via with a second solder mask;

connecting a first conductive pad with a conductive trace to the first plated via, wherein the first conductive pad includes a portion that is exposed to solder and extends beyond the first solderable terminal sides of the surface mount component to increase solder formation along the first solderable terminal sides and to reduce solder formation at the first plated via;

connecting a second conductive pad with a conductive trace connected to the second plated via, wherein the second conductive pad includes a portion that is exposed to solder and extends beyond the second solderable terminal sides of the surface mount component to increase solder formation along the second solderable terminal sides and to reduce solder formation at the second plated via;

reducing solder formation using a first solder mask at the first terminal end of the surface mount component; and

reducing solder formation using a second solder mask at the second terminal end of the surface mount component.

15. The method of 14 , further comprising forming a first arm and a second arm in each of the first and second conductive pads.

16. The method of claim 14 , further comprising forming a first arm, a second arm, and a body in each of the first and second conductive pads.

17. The method of claim 14 , further comprising surrounding the first and the second plated vias with first and second ring-shaped solder masks, respectively.

18. The method of claim 14 , further comprising surrounding the first and second plate vias with first and second keyhole-shaped solder masks, respectively.

19. The method of claim 14 , further comprising covering the substrate partially or entirely except the first and second conductive pads and the first and second plated vias.

20. A method of reducing solder wicking on a substrate when connecting a surface mount component to conductive layers of the substrate, comprising:

providing a surface mount component that includes a package having an upper surface with first solderable terminal sides and a first terminal end and second solderable terminal sides and a second terminal end;

connecting a first plated via to a first conductive layer;

surrounding the first plated via with a first solder mask;

connecting a second plated via to a second conductive layer;

surrounding the second plated via to a second solder mask;

connecting a first conductive pad with a conductive trace to the first plated via, wherein the first conductive pad includes a portion that is exposed to solder and extends beyond the first solderable terminal sides of the surface mount component to increase solder formation along the first solderable terminal sides and to reduce solder formation at the first plated via;

connecting a second conductive pad with a conductive trace connected to the second plated via, wherein the second conductive pad includes a portion that is exposed to solder and extends beyond the second solderable terminal sides of the surface mount component to increase solder formation along the second solderable terminal sides and to reduce solder formation at the second plated via;

reducing solder formation using a first solder mask at the first terminal end of the surface mount component;

reducing solder formation using a second solder mask at the second terminal end of the surface mount component; and

forming the first and second conductive pads symmetrically with respect to the first plated via and the second plated vias, respectively.

Assignments (8)
SECURITY INTEREST Recorded Jun 2, 2025
From: BRIGHT MACHINES, INC.; BRIGHT MACHINES AUTOMATION CORP.
To: STIFEL BANK
Reel/Frame 071467/0419 →
RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY COLLATERAL AT REEL/FRAME NO. 67201/0797 Recorded Jun 2, 2025
From: JPMORGAN CHASE BANK, N.A.
To: BRIGHT MACHINES, INC.
Reel/Frame 071851/0097 →
TERMINATION AND RELEASE OF INTELLECTUAL PROPERTY SECURITY AGREEMENT AT REEL/FRAME NO. 58085/0124 Recorded May 29, 2025
From: HERCULES CAPITAL, INC.
To: BRIGHT MACHINES, INC.
Reel/Frame 071460/0482 →
TERMINATION AND RELEASE OF INTELLECTUAL PROPERTY SECURITY AGREEMENT AT REEL 057911 FRAME 0323 Recorded Apr 25, 2024
From: SILICON VALLEY BANK, A DIVISION OF FIRST-CITIZENS BANK & TRUST COMPANY (SUCCESSOR TO SILICON VALLEY BANK)
To: BRIGHT MACHINES, INC.
Reel/Frame 067238/0600 →
SECURITY INTEREST Recorded Apr 23, 2024
From: BRIGHT MACHINES, INC.
To: JPMORGAN CHASE BANK, N.A.
Reel/Frame 067201/0797 →
SECURITY INTEREST Recorded Nov 11, 2021
From: BRIGHT MACHINES, INC.
To: HERCULES CAPITAL, INC.
Reel/Frame 058085/0124 →
SECURITY INTEREST Recorded Oct 26, 2021
From: BRIGHT MACHINES, INC.; BRIGHT MACHINES AUTOMATION CORP.
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT AND COLLATERAL AGENT
Reel/Frame 057911/0323 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 24, 2021
From: FLEXTRONICS AP, LLC
To: BRIGHT MACHINES, INC.
Reel/Frame 055707/0012 →
Continuity (3)
Continuation 12653358 · Dec 11, 2009
Division 10774115 · Feb 6, 2004
Related Publication 20130221075A1 · Aug 29, 2013