IP Library Granted Patent US 8,799,964
Granted Patent B2
US 8,799,964 · App. 13/762,939 · Granted Aug 5, 2014

Method and system for integrated stacking for handling channel stacking or band stacking

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,799,964
App. No.
13/762,939
Granted
Aug 5, 2014
Kind
B2
Abstract

A satellite reception assembly may comprise a housing configured to support receipt and handling of a plurality of satellite signals. The housing may comprise circuitry incorporating integrated stacking architecture for supporting and/or providing channel and/or band stacking whereby particular channels or bands, from multiple satellite signals that are received via the satellite reception assembly, may be combined onto a single output signal that may be communicated from the satellite reception assembly to a gateway device for concurrent distribution thereby to a plurality of client devices serviced by the gateway device.

Claims (13)

1. A system, comprising:

a signal processing circuitry that is configured to process a plurality of input RF signals, the signal processing circuitry comprising:

a plurality of input paths for the plurality of input RF signals, wherein each input path is configured to enable isolating one or more portions from a corresponding one of the plurality of input RF signals;

a signal switching component that is configured to perform crossbar switching that allows combining and mapping one or more inputs, corresponding to the plurality of input paths, onto a plurality of outputs of the signal switching component, wherein the signal switching component is also configured to apply one or more signal processing functions comprising at least I/O calibration;

a plurality of output paths corresponding to the plurality of outputs of the signal switching component, wherein each of the plurality of output paths is configured to post-process a corresponding one of the plurality of outputs of the signal switching component; and

a link driver component that is configured to generate a single output signal corresponding to the plurality of input RF signals, the single output signal being configured for communication to a single receiving device, to enable concurrent reception by the single receiving device of content corresponding to multiple ones of the plurality of input RF signals.

2. The system of claim 1 , wherein the isolated one or more portions are extracted for combining and stacking onto a single output signal based on configuration of one or more of: the plurality of input paths, the signal switching component, or the plurality of output paths.

3. The system of claim 1 , wherein the isolated one or more portions comprise channels or bands in a corresponding input RF signal.

4. The system of claim 1 , wherein each input path comprises one or more of each of: a low-noise amplifier (LNA), signal mixer, signal filter, and/or an analog-to-digital convertor (ADC).

5. The system of claim 1 , wherein each output path comprises one or more of each of: a signal mixer, a signal adder, a signal filter, or a digital-to-analog convertor (DAC).

6. The system of claim 1 , wherein the signal switching component comprises a plurality of equalization circuits that are configured to apply equalization during switching between one or more inputs and one or more outputs of the signal switching component.

7. The system of claim 6 , wherein each one of the plurality of equalization circuits comprises one or more of each of: a Fast-Fourier-Transform (FFT) component, an equalization component, and an inverse Fast-Fourier-Transform (iFFT) component.

8. The system of claim 7 , wherein the link driver component is driven, at least in part, by outputs of one or more of the plurality of output paths.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Jun 23, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; EXAR CORPORATION; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 056656/0204 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 12, 2021
From: MAXLINEAR, INC.
To: ENTROPIC COMMUNICATIONS, LLC
Reel/Frame 055898/0230 →
RELEASE OF SECURITY INTEREST Recorded Mar 31, 2021
From: MUFG UNION BANK, N.A.
To: MAXLINEAR, INC.; MAXLINEAR COMMUNICATIONS LLC
Reel/Frame 055779/0001 →
SUCCESSION OF AGENCY (REEL 042453 / FRAME 0001) Recorded Jul 1, 2020
From: JPMORGAN CHASE BANK, N.A.
To: MUFG UNION BANK, N.A.
Reel/Frame 053115/0842 →
SECURITY AGREEMENT Recorded May 12, 2017
From: MAXLINEAR, INC.; ENTROPIC COMMUNICATIONS, LLC (F/K/A ENTROPIC COMMUNICATIONS, INC.); EXAR CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS COLLATERAL AGENT
Reel/Frame 042453/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 25, 2013
From: CHANG, GLENN; SPRAGUE, BRIAN; REDDY, MADHUKAR
To: MAXLINEAR, INC.
Reel/Frame 031278/0939 →