IP Library Granted Patent US 8,687,743
Granted Patent B2
US 8,687,743 · App. 13/767,307 · Granted Apr 1, 2014

Methods and apparatus for detecting and decoding adaptive equalization training frames

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,687,743
App. No.
13/767,307
Granted
Apr 1, 2014
Kind
B2
Abstract

Methods and apparatus are provided for detecting and decoding adaptive equalization training frames (having a frame marker comprised of a string of binary ones and binary zeroes). Training frames are detected by shifting the received data; inserting at least one binary value at one end of the shifted received data to generate a modified version of the received data; applying a logic function to the received data and the modified version of the received data that identifies when corresponding bit positions have different values; and detecting the frame marker when an output of the logic function has a first binary value in an approximate middle of a string of a second binary value. The training frames are decoded using a distance between the approximate center of the frame marker and a predefined binary value in an output of the logic function.

Claims (30)

1. A method for decoding a received training frame detected in received data, said received training frame having a frame marker and encoded using a Differential Manchester Encoding technique, comprising:

detecting an approximate center of said frame marker;

shifting said received data by one or more bit positions;

inserting at least one predefined binary value at one end of said shifted received data to generate a modified version of said received data;

applying a logic function to said received data and said modified version of said received data, wherein said logic function identifies when corresponding bit positions in said received data and said modified version of said received data have different values; and

decoding at least a portion of said received training frame using a distance between said approximate center of said frame marker and a predefined binary value in an output of said logic function.

2. The method of claim 1 , wherein said decoded portions comprise one or more of a coefficient update field and a status report field.

3. The method of claim 1 , wherein said predefined binary value in said output of said logic function corresponds to a transition in said received training frame encoded using a Differential Manchester Encoding technique.

4. The method of claim 1 , wherein said logic function is one or more of an exclusive or function and an exclusive nor function.

5. The method of claim 1 , further comprising the step of ensuring that at least a portion of said received training frame has substantially similar content over a plurality of consecutive frames.

6. An apparatus for decoding a received training frame detected in received data, said received training frame having a frame marker and encoded using a Differential Manchester Encoding technique, comprising:

means for detecting an approximate center of said frame marker;

means for shifting said received data by one or more bit positions;

means for inserting at least one predefined binary value at one end of said shifted received data to generate a modified version of said received data;

a logic circuit for processing said received data and said modified version of said received data, wherein said logic circuit identifies when corresponding bit positions in said received data and said modified version of said received data have different values; and

a decoder for decoding at least a portion of said received training frame using a distance between said approximate center of said frame marker and a predefined binary value in an output of said logic circuit.

7. The apparatus of claim 6 , wherein said decoded portions comprise one or more of a coefficient update field and a status report field.

8. The apparatus of claim 6 , wherein said predefined binary value in said output of said logic circuit corresponds to a transition in said received training frame encoded using a Differential Manchester Encoding technique.

9. The apparatus of claim 6 , wherein said logic circuit is one or more of an exclusive or function and an exclusive nor function.

10. The apparatus of claim 6 , further comprising means for ensuring that at least a portion of said received training frame has substantially similar content over a plurality of consecutive frames.

11. An apparatus for decoding a received training frame detected in received data, said received training frame having a frame marker and encoded using a Differential Manchester Encoding technique, comprising:

a logic circuit for detecting an approximate center of said frame marker;

a data shifting circuit for shifting said received data by one or more bit positions;

a bit generator for inserting at least one predefined binary value at one end of said shifted received data to generate a modified version of said received data;

a logic circuit for processing said received data and said modified version of said received data, wherein said logic circuit identifies when corresponding bit positions in said received data and said modified version of said received data have different values; and

a decoder for decoding at least a portion of said received training frame using a distance between said approximate center of said frame marker and a predefined binary value in an output of said logic circuit.

12. The apparatus of claim 11 , wherein said decoded portions comprise one or more of a coefficient update field and a status report field.

13. The apparatus of claim 11 , wherein said predefined binary value in said output of said logic circuit corresponds to a transition in said received training frame encoded using a Differential Manchester Encoding technique.

14. The apparatus of claim 11 , wherein said logic circuit is one or more of an exclusive or function and an exclusive nor function.

15. The apparatus of claim 11 , further comprising means for ensuring that at least a portion of said received training frame has substantially similar content over a plurality of consecutive frames.

Assignments (11)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: AGERE SYSTEMS LLC
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035365/0634 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
CERTIFICATE OF CONVERSION Recorded Dec 4, 2013
From: AGERE SYSTEMS INC.
To: AGERE SYSTEMS LLC
Reel/Frame 031765/0232 →