IP Library Granted Patent US 8,883,571
Granted Patent B2
US 8,883,571 · App. 13/770,201 · Granted Nov 11, 2014

Transistor, method of manufacturing the transistor, semiconductor unit, method of manufacturing the semiconductor unit, display, and electronic apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,883,571
App. No.
13/770,201
Granted
Nov 11, 2014
Kind
B2
Abstract

A method of manufacturing a transistor includes: forming an oxide semiconductor film and a gate electrode on a substrate, the oxide semiconductor film having a channel region, and the gate electrode facing the channel region; and forming an insulating film covering the gate electrode and the oxide semiconductor film. Infiltration of moisture from the insulating film into the oxide semiconductor film is suppressed by the substrate.

Claims (23)

1. A method of manufacturing a transistor comprising:

forming an oxide semiconductor film and a gate electrode on a substrate, the oxide semiconductor film having a channel region, and the gate electrode facing the channel region; and

forming an insulating film covering the gate electrode and the oxide semiconductor film, wherein

infiltration of moisture from the insulating film into the oxide semiconductor film is suppressed by the substrate.

2. The method according to claim 1 , wherein the substrate is formed of glass.

3. The method according to claim 1 , wherein the oxide semiconductor film is formed to be in contact with the substrate.

4. The method according to claim 1 , further comprising:

forming a metal film in contact with a region of the oxide semiconductor film other than the channel region; and

forming a high resistance film and forming a low resistance region on the oxide semiconductor film, by carrying out a first heat treatment on the metal film.

5. The method according to claim 1 , further comprising:

forming source-drain electrodes, and electrically connecting the source-drain electrodes to the low resistance region; and

carrying out a second heat treatment after formation of the source-drain electrodes.

6. The method according to claim 5 , wherein the second heat treatment is carried out at a temperature of about 300° C. or more.

7. The method according to claim 1 , wherein the substrate includes a moisture diffusion preventing film on the surface thereof.

8. The method according to claim 7 , wherein the oxide semiconductor film is formed to be in contact with the diffusion preventing film.

9. The method according to claim 7 , wherein the diffusion preventing film is formed on a plate-like member made of a resin material to form the substrate.

10. The method according to claim 7 , wherein the diffusion preventing film includes one of a silicon oxide film, a silicon nitride film, and an aluminum oxide film.

11. A method of manufacturing a semiconductor unit, the method including forming a transistor, the forming the transistor comprising:

forming an oxide semiconductor film having a channel region;

forming an etching protection film in contact with the oxide semiconductor film;

forming a gate electrode facing the channel region of the oxide semiconductor film;

forming an oxide film covering the gate electrode and the etching protection film, the oxide film being in contact with the oxide semiconductor film between the gate electrode and the etching protection film; and

providing a through-hole in the oxide semiconductor film and electrically connecting source-drain electrodes to the etching protection film through the through-hole.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 18, 2025
From: JDI DESIGN AND DEVELOPMENT G.K.
To: MAGNOLIA BLUE CORPORATION
Reel/Frame 072039/0656 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2024
From: JOLED, INC.
To: JDI DESIGN AND DEVELOPMENT G.K.
Reel/Frame 066382/0619 →
CORRECTION BY AFFIDAVIT FILED AGAINST REEL/FRAME 063396/0671 Recorded Jun 12, 2023
From: JOLED, INC.
To: JOLED, INC.
Reel/Frame 064067/0723 →
SECURITY INTEREST Recorded Apr 20, 2023
From: JOLED, INC.
To: INCJ, LTD.
Reel/Frame 063396/0671 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2015
From: SONY CORPORATION
To: JOLED INC.
Reel/Frame 036106/0355 →