IP Library Granted Patent US 8,874,926
Granted Patent B1
US 8,874,926 · App. 13/782,808 · Granted Oct 28, 2014

Increasing security in inter-chip communication

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,874,926
App. No.
13/782,808
Granted
Oct 28, 2014
Kind
B1
Abstract

An apparatus for increasing security in inter-chip communication includes a sending control module, a communication bus, and a receiving control module. The communication bus is coupled between the sending control module and the receiving control module. The sending control module operates to send data on the communication bus, disable the communication bus when threats are detected, or both.

Claims (19)

1. An apparatus to increase security on a bus comprising:

a communication bus;

a sending controller coupled to the communication bus to send data across the communication bus;

a switch coupled to the communication bus and further coupled to be enabled and disabled by the sending controller; and

an intrusion prevention circuit configured to prevent communication on the communication bus by altering at least a first analog characteristic of the communication bus, when the switch is enabled by the sending controller, wherein the intrusion prevention circuit is configured to be decoupled from the communication bus, when the switch is disabled by the sending controller.

2. The apparatus of claim 1 , wherein the sending controller includes a bus sensing module coupled to perform a bus integrity check on the communication bus, wherein the bus integrity check senses at least a second analog characteristic of the communication bus, and wherein the sending controller is configured to initiate the bus integrity check when the switch is disabled by the sending controller.

3. The apparatus of claim 1 , wherein the first analog characteristic and the second analog characteristic is a same electrical characteristic, and wherein the electrical characteristic is a bus capacitance of the communication bus.

4. The apparatus of claim 1 , wherein the sending controller includes a system sense module coupled to perform a system integrity check on at least a portion of an embedded system that includes the sending controller and the communication bus, wherein the system integrity check includes measuring analog characteristics of the embedded system.

5. The apparatus of claim 4 , wherein performing the system integrity check includes sending challenges signals and receiving system responses from sending the challenge signals.

6. The apparatus of claim 1 further comprising a receiving controller coupled to the communication bus to receive the data sent by the sending controller.

7. A method of increasing security on a communication bus, the method comprising:

de-coupling an intrusion prevention circuit from the communication bus to enable communication across the communication bus;

performing a bus integrity check of the communication bus while the intrusion prevention circuit is de-coupled, wherein the bus integrity check includes measuring at least a first analog characteristic of the communication bus;

sending a first communication across the communication bus, if the bus integrity check is passed; and

coupling the intrusion prevention circuit to the communication bus after sending the first communication, the intrusion prevention circuit coupled to alter at least a second analog characteristic of the communication bus to disable the communication across the communication bus.

8. The method of claim 7 further comprising:

performing a system integrity check of at least a portion of an embedded system, the embedded system including the intrusion prevention circuit and the communication bus, wherein performing the system integrity check includes measuring system analog characteristics.

9. The method of claim 8 , wherein performing the system integrity check includes sending challenge signals and receiving system responses from sending the challenge signals.

10. The method of claim 7 , wherein the first analog characteristic and the second analog characteristic is a same electrical characteristic, and wherein the electrical characteristic is a bus resistance of the communication bus.

Assignments (3)
CHANGE OF NAME Recorded May 22, 2018
From: SANDIA CORPORATION
To: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC
Reel/Frame 046871/0595 →
CONFIRMATORY LICENSE Recorded Sep 10, 2014
From: SANDIA CORPORATION
To: U.S. DEPARTMENT OF ENERGY
Reel/Frame 033709/0502 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2014
From: HAMLET, JASON; BAUER, TODD; HELINSKI, RYAN; EDWARDS, NATHAN J.
To: SANDIA CORPORATION
Reel/Frame 033212/0338 →