IP Library Granted Patent US 8,570,816
Granted Patent B2
US 8,570,816 · App. 13/785,698 · Granted Oct 29, 2013

Digital memory system that dynamically adjusts reference voltage as a function of traffic intensity

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,570,816
App. No.
13/785,698
Granted
Oct 29, 2013
Kind
B2
Abstract

A digital memory system includes a memory controller having a driver configured for generating a digital signal. A memory module has a receiver in communication with the driver. The driver is configured for selectively directing the digital signal to the receiver of the memory module. A voltage control module is configured for determining a traffic intensity at which the digital signal is directed to the receiver and dynamically adjusting the reference voltage as a function of the traffic intensity at which the digital signal is directed to the receiver.

Claims (15)

1. A digital memory system, comprising:

a memory controller having a driver configured for generating a digital signal;

a memory module having a receiver in communication with the driver, wherein the driver is configured for selectively directing the digital signal to the receiver of the memory module; and

a voltage control module configured for determining a traffic intensity at which the digital signal is directed to the receiver and dynamically adjusting the reference voltage as a function of the traffic intensity at which the digital signal is directed to the receiver.

2. The digital memory system of claim 1 , wherein the voltage control module comprises:

an address comparator configured to identify an address signal as being directed to the memory module;

a counter in communication with the address comparator, the counter configured for counting how often the memory module is addressed during a predefined interval; and

a latch configured for capturing the value of the counter upon expiration of the predefined interval as a measure of the traffic intensity at which the digital signal is directed to the target receiver.

3. The digital memory system of claim 1 , further comprising:

an electronically encoded lookup table containing a plurality of traffic intensity values and a plurality of corresponding reference voltage values, wherein the voltage generator references the lookup table for dynamically selecting the reference voltage value according to the changing traffic intensity.

4. The digital memory system of claim 1 , wherein the voltage control module is a circuit of the memory controller.

5. The digital memory system of claim 1 , further comprising:

a resistor network including a plurality of resistors in parallel, wherein the voltage control module is in control of the resistor network to selectively recruit a subset of the resistors selected to enforce the dynamically selected reference voltage.

6. The digital memory system of claim 5 , further comprising:

a plurality of transistors controlled by internal logic of the voltage control module, wherein the transistors are configured as switches to selectively recruit the subset of resistors selected to enforce the dynamically selected reference voltage.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: LENOVO INTERNATIONAL LIMITED
Reel/Frame 034194/0291 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 5, 2013
From: MUTNURY, BHYRAV M.; PHAM, NAM H.; RODRIGUES, TERENCE
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 029925/0584 →