IP Library Granted Patent US 9,929,038
Granted Patent B2
US 9,929,038 · App. 13/788,410 · Granted Mar 27, 2018

Insulating structure, a method of forming an insulating structure, and a chip scale isolator including such an insulating structure

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,929,038
App. No.
13/788,410
Granted
Mar 27, 2018
Kind
B2
Abstract

A method of forming an insulating structure, comprising forming an insulating region comprising at least one electrical or electronic component or part thereof embedded within the insulating region, and forming a surface structure in a surface of the insulating region.

Claims (24)

1. A method of forming an insulating structure, comprising

forming an electrical contact region to a first transmitting or receiving element of an isolator;

forming an electrical contact region to a second transmitting or receiving element of the isolator spatially separated from the first transmitting or receiving element of the isolator;

forming an insulating layer extending at least part of a distance between the electrical contact region to the first transmitting or receiving element of the isolator and the electrical contact region to the second transmitting or receiving element of the isolator, the insulating layer having a nonplanar surface including at least first and second trenches between the electrical contact region to the first transmitting or receiving element of the isolator and the electrical contact region to the second transmitting or receiving element of the isolator, wherein a bottom boundary and side walls of each of the first and second trenches are formed of a same insulating material.

2. The method as claimed in claim 1 , wherein the insulating layer is a first insulating layer, and wherein the method further comprises forming the first transmitting or receiving element of the isolator between the first insulating layer and a second insulating layer.

3. The method as claimed in claim 1 , wherein forming the insulating layer comprises forming the insulating layer to cover sides of an underlying insulating layer.

4. The method as claimed in claim 1 , wherein the first transmitting or receiving element and the second transmitting or receiving element form a transformer.

5. The method as claimed in claim 1 , wherein forming the insulating layer comprises forming the insulating layer as an uppermost layer of the isolator.

6. The method as claimed in claim 1 , further comprising forming the electrical contact region to the first transmitting or receiving element of the isolator as a high voltage contact region and the electrical contact region to the second transmitting or receiving element of the isolator as a low voltage contact region.

7. The method as claimed in claim 4 , further comprising:

forming the second transmitting or receiving element on a substrate, and depositing M layers of insulator over a portion of the substrate containing the second transmitting or receiving element.

8. The method as claimed in claim 6 , in which the second transmitting or receiving element forms part of a transformer.

9. The method as claimed in claim 1 , further comprising packaging the insulating structure within an integrated circuit package such that the first and second trenches are filled with a packaging mould compound within the integrated circuit package.

10. The method as claimed in claim 1 , in which the insulating layer comprises polyimide or oxide.

11. The method as claimed in claim 1 , further comprising forming a third trench within the insulating layer, wherein the first and third trenches are respectively adjacent to first and second sides of the electrical contact region to the first transmitting or receiving element.

12. The method as claimed in claim 1 , wherein the at least first and second trenches are bounded by a plurality of walls.

13. The method as claimed in claim 9 , wherein the packaging mould compound engages with the nonplanar surface of the insulating layer.

14. The method as claimed in claim 13 , wherein the packaging mould compound encapsulates the isolator.

15. The method as claimed in claim 1 , wherein forming the insulating layer comprises selectively etching the first and second trenches with a plasma etching process.

16. The method as claimed in claim 1 , wherein forming the electrical contact region to the first transmitting or receiving element comprises forming the electrical contact region to the first transmitting or receiving element at a first lateral position and first vertical position of the isolator, wherein forming the electrical contact region to the second transmitting or receiving element comprises forming the electrical contact region to the second transmitting or receiving element at a second lateral position and a second vertical position of the isolator, and wherein the first and second trenches are formed at lateral positions between the first and second lateral positions and at a third vertical position such that the second vertical position is between the first and third vertical positions.

17. The method as claimed in claim 16 , further comprising encapsulating the isolator in a packaging compound.

18. The method as claimed in claim 1 , further comprising forming the first trench as a continuous trench in a plane of the insulating layer.

19. The method as claimed in claim 1 , further comprising forming the first trench as a discontinuous trench in a plane of the insulting layer.

20. The method as claimed in claim 1 , further comprising forming the first and second trenches as concentric trenches in a plane of the insulating layer.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 25, 2022
From: ANALOG DEVICES GLOBAL UNLIMITED COMPANY
To: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY
Reel/Frame 059100/0785 →
CHANGE OF NAME Recorded Feb 24, 2022
From: ANALOG DEVICES GLOBAL
To: ANALOG DEVICES GLOBAL UNLIMITED COMPANY
Reel/Frame 059089/0948 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 15, 2014
From: ANALOG DEVICES TECHNOLOGY
To: ANALOG DEVICES GLOBAL
Reel/Frame 034505/0365 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 7, 2013
From: O'SULLIVAN, LAURENCE BRENDAN
To: ANALOG DEVICES TECHNOLOGY
Reel/Frame 029941/0715 →