IP Library Granted Patent US 8,860,003
Granted Patent B2
US 8,860,003 · App. 13/791,561 · Granted Oct 14, 2014

Resistive memory device and fabrication method thereof

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,860,003
App. No.
13/791,561
Granted
Oct 14, 2014
Kind
B2
Abstract

A resistive memory device capable of implementing a multi-level cell (MLC) and a fabrication method thereof are provided. The resistive memory device includes a lower electrode connected to a switching device and including a first node and a second node formed on a top thereof to be spaced at a fixed interval, a phase-change material pattern formed on the first node and the second node, an upper electrode formed on the phase-change material pattern, a conductive material layer formed on a top and outer sidewall of the upper electrode, a first contact plug formed on one edge of the upper electrode to be connected to the upper electrode and the conductive material layer, and a second contact plug formed on the other edge of the upper electrode to be connected to the upper electrode and the conductive material layer.

Claims (13)

1. A resistive memory device, comprising:

a lower electrode connected to a switching device and including a first node and a second node formed on a top thereof to be spaced at a fixed interval;

a phase-change material pattern formed on the first node and the second node;

an upper electrode formed on the phase-change material pattern;

a conductive material layer formed on a top and outer sidewall of the upper electrode;

a first contact plug formed on one edge of the top of the upper electrode to be connected to the upper electrode and the conductive material layer; and

a second contact plug formed on the other edge of the top of the upper electrode to be connected to the upper electrode and the conductive material layer.

2. The resistive memory device of claim 1 , further comprising:

a first bit line connected to the first contact plug; and

a second bit line connected to the second contact plug.

3. The resistive memory device of claim 2 , wherein the first contact plug is shared by a pair of adjacent memory cells extending in a direction of the first bit line.

4. The resistive memory device of claim 2 , wherein the second contact plug is shared by a pair of adjacent memory cells extending in a direction of the second bit line.

5. The resistive memory device of claim 1 , wherein the conductive material is in contact with sidewalls of the phase-change material pattern.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 7, 2024
From: SK HYNIX INC.
To: MIMIRIP LLC
Reel/Frame 067335/0246 →