IP Library Granted Patent US 9,019,832
Granted Patent B2
US 9,019,832 · App. 13/802,838 · Granted Apr 28, 2015

Network switching system and method for processing packet switching in network switching system

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,019,832
App. No.
13/802,838
Granted
Apr 28, 2015
Kind
B2
Abstract

A network processor for processing packet switching in a network switching system is disclosed. The network processor includes a first memory for storing a first packet among a plurality of packets; a second memory for storing a second packet among the plurality of packets; and a memory selecting unit for selecting the first memory or the second memory for storing each of the plurality of packets according to whether a traffic of the network switching system is congested; wherein attributes of the first memory and the second memory are different.

Claims (45)

1. A network switching system for processing packet switching, comprising:

a first memory, for storing a first packet among a plurality of packets;

a second memory, for storing a second packet among the plurality of packets;

a memory selecting unit, for selecting the first memory or the second memory for storing each of the plurality of packets according to whether a traffic of the network switching system is congested;

a buffer manager, for managing the first memory and the second memory;

a queue manager, for managing a plurality of queues of a plurality of network ports; and

a forwarding engine, for obtaining a destination queue of a destination network port among the plurality of network ports for each of the plurality of packets;

wherein attributes of the first memory and the second memory are different.

2. The network switching system of claim 1 , wherein the memory selecting unit selects the first memory or the second memory for storing each of the plurality of packets according to a congestion status of the destination queue of the destination network port.

3. The network switching system of claim 1 , wherein the buffer manager comprises:

a first memory buffer manager, for providing information of a first free buffer in the first memory for the memory selecting unit; and

a second memory buffer manager, for providing information of a second free buffer in the second memory for the memory selecting unit.

4. The network switching system of claim 1 , wherein in the first memory or the second memory, a third buffer is reserved for a specific queue among the plurality of queues for packet switching, and a fourth buffer is available for all of the plurality of queues for packet switching.

5. The network switching system of claim 4 , wherein when the third buffer and the fourth buffer are both free, the third buffer has a higher priority than the fourth buffer for storing packets sent to the specific queue among the plurality of queues.

6. The network switching system of claim 1 , wherein the first memory is a static random access memory (SRAM) and is utilized for storing the plurality of packets when the traffic of the network switching system is not congested, and the second memory is a dynamic random access memory (DRAM) and is utilized for storing the plurality of packets when the traffic of the network switching system is congested.

7. A network switching system, comprising:

a plurality of network ports, each network port comprising a plurality of queues;

a first memory, for storing a first packet among a plurality of packets;

a second memory, for storing a second packet among the plurality of packets; and

a memory selecting unit, for selecting the first memory or the second memory for storing each of the plurality of packets according to whether a traffic of the network switching system is congested;

a buffer manager, for managing the first memory and the second memory;

a queue manager, for managing the plurality of queues of the plurality of network ports; and

a forwarding engine, for obtaining a destination queue of a destination network port among the plurality of network ports for each of the plurality of packets;

wherein attributes of the first memory and the second memory are different.

8. The network switching system of claim 7 , wherein the memory selecting unit selects the first memory or the second memory for storing each of the plurality of packets according to a congestion status of the destination queue of the destination network port.

9. The network switching system of claim 7 , wherein the buffer manager comprises:

a first memory buffer manager, for providing information of a first free buffer in the first memory for the memory selecting unit; and

a second memory buffer manager, for providing information of a second free buffer in the second memory for the memory selecting unit.

10. The network switching system of claim 7 , wherein in the first memory or the second memory, a third buffer is reserved for a specific queue among the plurality of queues for packet switching, and a fourth buffer is available for all of the plurality of queues for packet switching.

11. The network switching system of claim 10 , wherein when the third buffer and the fourth buffer are both free, the third buffer has a higher priority than the fourth buffer for storing packets sent to the specific queue among the plurality of queues.

12. The network switching system of claim 7 , wherein the first memory is a static random access memory (SRAM) and is utilized for storing the plurality of packets when the traffic of the network switching system is not congested, and the second memory is a dynamic random access memory (DRAM) and is utilized for storing the plurality of packets when the traffic of the network switching system is congested.

13. A method of processing packet switching in a network switching system, the network switching system comprising a first memory and a second memory, the method comprising:

selecting the first memory or the second memory for storing each of a plurality of packets according to whether a traffic of the network switching system is congested; and

obtaining a destination queue of a destination network port among a plurality of network ports for each of the plurality of packets;

wherein attributes of the first memory and the second memory are different.

14. The method of claim 13 , wherein the step of selecting the first memory or the second memory for storing each of the plurality of packets according to whether the traffic of the network switching system is congested comprises:

selecting the first memory or the second memory for storing each of the plurality of packets according to a congestion status of the destination queue of the destination network port.

15. The method of claim 13 , further comprising:

providing information of a first free buffer in the first memory; and

providing information of a second free buffer in the second memory.

16. The method of claim 13 , wherein in the first memory or the second memory, a third buffer is reserved for a specific queue among the plurality of queues for packet switching, and a fourth buffer is available for all of a plurality of queues for packet switching.

17. The method of claim 16 , wherein when the third buffer and the fourth buffer are both free, the third buffer has a higher priority than the fourth buffer for storing packets sent to the specific queue among the plurality of queues.

18. The method of claim 13 , further comprising:

storing the plurality of packets when the traffic of the network switching system is not congested in the first memory, wherein the first memory is a static random access memory (SRAM), and

storing the plurality of packets when the traffic of the network switching system is congested in the second memory, wherein the second memory is a dynamic random access memory (DRAM).

Assignments (2)
MERGER Recorded Jul 10, 2014
From: RALINK TECHNOLOGY CORP.
To: MEDIATEK INC.
Reel/Frame 033291/0551 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 14, 2013
From: LU, KUO-CHENG
To: RALINK TECHNOLOGY CORP.
Reel/Frame 029991/0968 →