IP Library Granted Patent US 9,453,892
Granted Patent B2
US 9,453,892 · App. 13/806,638 · Granted Sep 27, 2016

Hall sensor system

Inventors: Pavel Kejik (Ecublens, CH); Serge Reymond (Geneva, CH)
Assignee: LEM Intellectual Property SA
G01R33/07G01R33/0005G01R33/075H01L43/065
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,453,892
App. No.
13/806,638
Granted
Sep 27, 2016
Kind
B2
Abstract

Integrated circuit Hall sensor system comprising a plurality of elementary blocks (EB), each elementary block including a Hall cell ( 4 ), a differential pair ( 8 ) of an input stage of a Differential Difference Amplifier (DDA), and terminals ( 12 a, 12 b ), wherein the terminals ( 12 a, 12 b ) are placed laterally on opposing outer sides of each elementary block parallel to a Y axis and the plurality of elementary blocks are arranged in a juxtaposed manner to form at least one row ( 6 a, 6 b ) extending along an X axis orthogonal to the Y axis and interconnected by the terminals.

Claims (23)

1. Integrated circuit Hall sensor system comprising a plurality of elementary blocks (EB), each elementary block including a Hall cell, a switch box connected to the Hall cell, an input stage of an amplifier, the input stage comprising at least one transistor, and terminals, wherein the terminals are placed laterally on opposing outer sides of each elementary block parallel to a Y axis and the plurality of elementary blocks are arranged in a juxtaposed manner to form at least one row extending along an X axis orthogonal to the Y axis and interconnected by the terminals.

2. Integrated circuit Hall sensor system according to claim 1 , wherein said switch box connected to the Hall cell is a four phase switch box.

3. Integrated circuit Hall sensor system according to claim 1 , wherein each row of elementary blocks is terminated by a second stage of said amplifier, forming a front-end channel.

4. Integrated circuit Hall sensor system according to claim 3 , wherein each channel comprises a logic circuit connected through connections (A, B, C, D) of the elementary blocks configured to deliver logic signals to a four phase current switch box of each elementary block connected to the Hall cell to perform four-phase spinning current on each Hall cell.

5. Integrated circuit Hall sensor system according to claim 3 , wherein each channel comprises a demodulator based on a switched-capacitor circuit.

6. Integrated circuit Hall sensor system according to claim 3 , wherein each channel comprises an output buffer.

7. Integrated circuit Hall sensor system according to 1 , wherein the input stage is a differential pair.

8. Integrated circuit Hall sensor system according to claim 1 , wherein the amplifier is a Differential Difference Amplifier (DDA).

9. Integrated circuit Hall sensor system according to claim 8 , wherein a second stage of the DDA is configured to convert a current signal output of the elementary blocks into a voltage signal.

10. Integrated circuit Hall sensor system according to claim 1 , wherein each elementary block further includes a current source.

11. Integrated circuit Hall sensor system according to claim 1 , wherein the Hall cells in said at least one row are connected and configured to operate in parallel.

12. Integrated circuit Hall sensor system according to claim 1 , wherein there are at least two said rows of elementary blocks arranged in mirror image symmetry about the X axis.

13. Integrated circuit Hall sensor system comprising a plurality of elementary blocks, each elementary block including a Hall cell, an input stage of an amplifier, the input stage comprising at least one transistor, and terminals, wherein the terminals are placed laterally on opposing outer sides of each elementary block parallel to a Y axis and the plurality of elementary blocks are arranged in a juxtaposed manner to form at least one row extending along an X axis orthogonal to the Y axis and interconnected by the terminals, and wherein each row of elementary blocks is terminated by a second stage of the said amplifier, forming a front-end channel.

14. Integrated circuit Hall sensor system according to claim 13 , wherein each elementary block further includes a four phase switch box connected to the Hall cell.

15. Integrated circuit Hall sensor system according to claim 13 , wherein each channel comprises a logic circuit connected through connections (A, B, C, D) of the elementary blocks configured to deliver logic signals to a four phase current switch box of each elementary block connected to the Hall cell to perform four-phase spinning current on each Hall cell.

16. Integrated circuit Hall sensor system according to claim 13 , wherein each channel comprises a demodulator based on a switched-capacitor circuit.

17. Integrated circuit Hall sensor system according to claim 13 , wherein each channel comprises an output buffer.

18. Integrated circuit Hall sensor system according to 13 , wherein the input stage is a differential pair.

19. Integrated circuit Hall sensor system according to claim 13 , wherein the amplifier is a Differential Difference Amplifier (DDA).

20. Integrated circuit Hall sensor system according to claim 19 , wherein the second stage of the DDA is configured to convert a current signal output of the elementary blocks into a voltage signal.

21. Integrated circuit Hall sensor system according to claim 13 , wherein each elementary block further includes a current source.

22. Integrated circuit Hall sensor system according to claim 13 , wherein the Hall cells in said at least one row are connected and configured to operate in parallel.

23. Integrated circuit Hall sensor system according to claim 13 , wherein there are at least two said rows of elementary blocks arranged in mirror image symmetry about the X axis.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2020
From: LEM INTELLECTUAL PROPERTY SA
To: LEM INTERNATIONAL SA
Reel/Frame 052746/0901 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2012
From: KEJIK, PAVEL; REYMOND, SERGE
To: LIAISONS ELECTRONIQUES-MECANIQUES LEM SA
Reel/Frame 029523/0372 →
CHANGE OF NAME Recorded Dec 21, 2012
From: LIAISONS ELECTRONIQUES-MECANIQUES LEM SA
To: LEM INTELLECTUAL PROPERTY SA
Reel/Frame 029537/0896 →
Priority Claims (1)
EP 10168375 · Jul 2, 2010 · regional
Continuity (1)
Related Publication 20130099782A1 · Apr 25, 2013