IP Library Granted Patent US 9,148,252
Granted Patent B2
US 9,148,252 · App. 13/857,871 · Granted Sep 29, 2015

Methods and systems for 2-dimensional forward error correction coding

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,148,252
App. No.
13/857,871
Granted
Sep 29, 2015
Kind
B2
Abstract

A communication system and a method are disclosed. The communication system includes an encoder configured to encode source data and output an encoded frame including a plurality of rows and a plurality of columns. The plurality of rows include a row component code. The plurality of columns include a column component code. The row component code is configured to achieve a lower bit error rate than the column component code in communication channels having a same signal to noise ratio.

Claims (44)

1. A communication system, comprising:

an encoder configured to:

encode source data; and

output an encoded frame comprising:

a plurality of rows including at least one row component code encoded according to a first error correction code; and

a plurality of columns with at least one of the columns including a column component code encoded according to a second error correction code,

wherein the first and second error correction codes are characterized by different error correcting capabilities, with the row component code capable of achieving a lower bit error rate than the column component code for a given predetermined signal to noise ratio.

2. The communication system of claim 1 , wherein the encoder is configured to add at least one extra bit to either the row component code, or the column component code, or both the row component code and the column component code.

3. The communication system of claim 2 , wherein the at least one extra bit comprises an extra redundant bit, an extra parity bit, or any combination thereof.

4. The communication system of claim 2 , wherein the encoder is configured to meet a specified data rate by adding at least one dummy bit to the source data before encoding at least one of the row component code and column component code.

5. The communication system of claim 1 , wherein the row component code comprises at least one row in the encoded frame and the column component code comprises a single column in the encoded frame.

6. The communication system of claim 1 , wherein the row component code comprises an integer number of rows in the encoded frame.

7. The communication system of claim 1 , wherein the row component code comprises a single row in the encoded frame and the column component code comprises a single column in the encoded frame.

8. The communication system of claim 1 , wherein the row component code is configured to achieve higher coding gain or higher error correction capability, or both than the column component code where the row component code and the column component code employ different Bose and Ray-Chaudhuri, and Hocguenghem (BCH) codes.

9. A communication system, comprising:

a decoder configured to output a block of decoded data based on an encoded frame comprising:

a plurality of rows including at least one row component code encoded according to a first error correction code; and

a plurality of columns with at least one of the columns including a column component code encoded according to a second error correction code,

wherein the decoder is configured to perform row decoding without column decoding in a first latency mode and perform both row decoding and column decoding in a second latency mode based on a preset tradeoff between coding gain and processing latency.

10. The communication system of claim 9 , wherein the decoder is configured to perform row decoding only in the first latency mode based on at least one of the following: a channel condition threshold and a coding gain threshold.

11. The communication system of claim 9 , wherein the decoder is configured to remove dummy bits added at an input side of an encoder to meet a specified data rate.

12. The communication system of claim 9 , wherein:

the decoder is further configured to reduce error floor of binary product codes;

when a total number of un-decodable row codes is less than a preset value, the decoder flips all data bits on the cross points between un-decodable row codes and un-decodable column codes and then performs one more phase of column decoding, and

when a total number of un-decodable column codes is less than the preset value, the decoder flips all the data bits on the cross points between un-decodable row codes and un-decodable column codes and then performs one more phase of row decoding.

13. The communication system of claim 12 , wherein the preset value comprises 2t+2 and t represents an error correcting capability of a component code at a next decoding phase.

14. The communication system of claim 9 , wherein the row component code is stronger than the column component code in terms of error correcting capability by employing the first and second error correction codes characterized by different error correcting capabilities.

15. The communication system of claim 9 , wherein the row component code comprises an integer number of rows in the encoded frame.

16. The communication system of claim 9 , wherein the row component code comprises a single row in the encoded frame and the column component code comprises a single column in the encoded frame.

17. A communication method, comprising:

receiving, in a row encoder, a plurality of source data bits and at least one dummy bit to meet a specified data rate;

encoding, by the row encoder, the plurality of source data bits to a plurality of row component codes;

adding first number of extra bits to the plurality of row component codes to generate encoded row component codes;

encoding, by a column encoder, the encoded row component codes to a plurality of column component codes;

adding second number of extra bits to the plurality of column component codes to generate encoded column component codes; and

generating an encoded frame using the plurality of encoded row component codes and the plurality of encoded column component codes,

wherein the row component code and the column component code were encoded, respectively, by first and second error correction codes characterized by different error correcting capabilities, with the row component code capable of achieving a lower bit error rate than the column component code for a given predetermined signal to noise ratio.

18. The communication method of claim 17 , further comprising:

transmitting the encoded frame to a decoder; and

performing, by the decoder, row decoding without column decoding in a first latency mode and both row decoding and column decoding in a second latency mode based on a preset tradeoff between coding gain and processing latency, wherein the second latency mode is characterized by latency higher than in the first latency mode.

19. The communication method of claim 18 , wherein:

the row component code and the column component code comprise a triple error correcting Bose and Ray-Chaudhuri, and Hocquenghem (BCH) code: BCH (t=3);

the row component code comprises only one row in the encoded frame and the column component code comprises only one column in the encoded frame.

20. The communication method of claim 17 , wherein the row component code is stronger than the column component code in terms of error correcting capability by employing the first and second error correction codes characterized by different error correcting capabilities.

Assignments (7)
CORRECTIVE ASSIGNMENT TO CORRECT THE PATENT NUMBER 9,385,856 TO 9,385,756 PREVIOUSLY RECORDED AT REEL: 47349 FRAME: 001. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 22, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 051144/0648 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE PREVIOUSLY RECORDED ON REEL 047229 FRAME 0408. ASSIGNOR(S) HEREBY CONFIRMS THE THE EFFECTIVE DATE IS 09/05/2018. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047349/0001 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047229/0408 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2013
From: WANG, ZHONGFENG
To: BROADCOM CORPORATION
Reel/Frame 030163/0651 →