IP Library Granted Patent US 8,693,261
Granted Patent B2
US 8,693,261 · App. 13/867,757 · Granted Apr 8, 2014

Method for programming a floating gate

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,693,261
App. No.
13/867,757
Granted
Apr 8, 2014
Kind
B2
Abstract

The present invention provides circuits, systems, and methods for programming a floating gate. As described herein, a floating gate tunneling device is used with an analog comparison device in a circuit having a floating reference node and an offset-mitigating feedback loop for iteratively programming a floating gate or multiple floating gates.

Claims (25)

1. A circuit configured to place a selected charge on a floating gate of a tunneling device, said circuit comprising:

an analog comparison device operatively coupled to said tunneling device;

a reference node operatively coupled to said tunneling device; and

a feedback loop configured to couple an output of said analog comparison device to an input of said analog comparison device.

2. The circuit according to claim 1 further comprising a voltage level shifting device selectably coupled to said tunneling device, wherein said voltage level shifting device is configured to receive input from said analog comparison device.

3. The circuit according to claim 1 wherein said analog comparison device has an input configured to receive a reference signal.

4. The circuit according to claim 3 wherein said selected charge is provided by said reference signal.

5. The circuit according to claim 1 further comprising one or more additional tunneling devices operatively coupled to said analog comparison device.

6. The circuit according to claim 1 further comprising at least one power supply operatively coupled to said analog comparison device and said tunneling device.

7. The circuit according to claim 1 wherein said analog comparison device comprises an op amp.

8. The circuit according to claim 1 wherein said analog comparison device comprises a comparator.

9. The circuit according to claim 1 wherein said analog comparison device comprises an analog to digital converter.

10. The circuit according to claim 1 wherein said tunneling device comprises a Fowler-Nordheim tunneling device.

11. The circuit according to claim 1 wherein said tunneling device comprises a Channel-Hot-Carrier tunneling device.

12. The circuit according to claim 1 further comprising electronic power system circuitry operatively coupled with said floating gate.

13. The circuit according to claim 1 further comprising portable electronic system circuitry operatively coupled with said floating gate.

14. A circuit configured to place a selected charge on a floating gate of a tunneling device, said circuit comprising:

an analog comparison device operatively coupled to said tunneling device, wherein said analog comparison device has a first input configured to receive a reference signal;

a feedback loop configured to couple an output of said analog comparison device to a second input of said analog comparison device;

a reference node operatively coupled to said tunneling device; and

a voltage level shifting device selectably coupled to said tunneling device.

15. The circuit according to claim 14 wherein said selected charge is provided by said reference signal.

16. The circuit according to claim 14 further comprising one or more additional tunneling devices operatively coupled to said analog comparison device.

17. The circuit according to claim 14 wherein said analog comparison device comprises an op amp, a comparator, or an analog to digital converter.

18. The circuit according to claim 14 wherein said tunneling device comprises a Fowler-Nordheim tunneling device or a Channel-Hot-Carrier tunneling device.

Assignments (4)
ASSIGNMENT OF PATENT SECURITY INTEREST PREVIOUSLY RECORDED AT REEL/FRAME (040646/0799) Recorded Feb 17, 2023
From: HSBC BANK USA, NATIONAL ASSOCIATION, AS RESIGNING AGENT
To: JPMORGAN CHASE BANK, N.A., AS SUCCESSOR AGENT
Reel/Frame 062781/0544 →
SECURITY INTEREST Recorded Nov 17, 2016
From: SEMTECH CORPORATION; SEMTECH NEW YORK CORPORATION; SIERRA MONOLITHICS, INC.; SEMTECH EV, INC.; TRIUNE SYSTEMS, L.L.C.; TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
Reel/Frame 040646/0799 →
SECURITY INTEREST Recorded May 28, 2015
From: TRIUNE IP, LLC
To: HSBC BANK USA, NATIONAL ASSOCIATION
Reel/Frame 035732/0326 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 22, 2013
From: TEGGATZ, ROSS E.; CHEN, WAYNE T.; BLACKALL, ERIC; SMITH, BRETT
To: TRIUNE IP LLC
Reel/Frame 030272/0587 →