IP Library Granted Patent US 9,001,565
Granted Patent B2
US 9,001,565 · App. 13/868,532 · Granted Apr 7, 2015

Semiconductor device with memory device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,001,565
App. No.
13/868,532
Granted
Apr 7, 2015
Kind
B2
Abstract

A memory mat ( 101 ) includes a main body portion ( 200 ) that includes a first capacitor ( 203 A), a linear conductive film ( 204 ) that is formed between the main body portion ( 200 ) and a peripheral circuit ( 104 ), and a second capacitor ( 203 B) that is formed to be in contact with the conductive film ( 204 ) at a bottom of the second capacitor ( 203 B). The first capacitor ( 203 A) is in contact with a contact layer ( 202 ) at a bottom of the first capacitor ( 203 A).

Claims (34)

1. A semiconductor device comprising:

a memory mat and a peripheral circuit that is formed around said memory mat,

wherein said memory mat includes:

a main body portion that includes a first capacitor;

a linear conductive film that is formed between the main body portion and said peripheral circuit, wherein the linear conductive film is linearly extended in a direction parallel to a boundary between the memory mat and the peripheral circuit; and

a second capacitor that is formed to be in contact with the conductive film at a bottom of the second capacitor, and

the first capacitor is formed to be in contact with a contact layer at a bottom of the first capacitor.

2. The semiconductor device according to claim 1 , wherein

the main body portion includes a bit line that extends along a first direction in a plane with said memory mat, and

the conductive film is formed along a second direction orthogonal to the first direction between the main body portion and said peripheral circuit in the first direction.

3. A semiconductor device comprising:

a memory mat and a peripheral circuit that is formed around said memory mat, wherein said memory mat includes:

a main body portion that includes a first capacitor;

a linear conductive film that is formed between the main body portion and said peripheral circuit; and

a second capacitor that is formed to be in contact with the conductive film at a bottom of the second capacitor, and

the first capacitor is formed to be in contact with a contact layer at a bottom of the first capacitor,

the main body portion includes a bit line that extends along a first direction in a plane with said memory mat, and

the conductive film is formed along a second direction orthogonal to the first direction between the main body portion and said peripheral circuit in the first direction; and

a dummy bit line that extends along the first direction between the main body portion and said peripheral circuit in the second direction.

4. The semiconductor device according to claim 2 , wherein at least one end of the conductive film is bent away from said peripheral circuit in the first direction.

5. The semiconductor device according to claim 1 , wherein the conductive film is formed so as to surround the main body portion.

6. The semiconductor device according to claim 1 , wherein the conductive film includes:

a first conductive film that is formed along a second direction orthogonal to a first direction between the main body portion and said peripheral circuit in the first direction; and

a second conductive film that is formed along the first direction between the main body portion and said peripheral circuit in the second direction, and

the first conductive film and the second conductive film are separated from each other.

7. The semiconductor device according to claim 1 , wherein a plurality of the second capacitors is formed to be arranged in a direction from said peripheral circuit toward the main body portion.

8. A semiconductor device comprising:

a memory mat and a peripheral circuit that is formed around said memory mat,

wherein said memory mat includes:

a main body portion that includes a first capacitor;

a linear conductive film that is formed between the main body portion and said peripheral circuit, wherein the linear conductive film is linearly extended in a direction parallel to a boundary between the memory mat and the peripheral circuit; and

a second capacitor,

wherein the first capacitor is formed to be in contact with a contact layer at a bottom of the first capacitor, and

wherein the linear conductive film is in contact with a bottom surface of an electrode of the second capacitor.