IP Library Granted Patent US 8,847,808
Granted Patent B1
US 8,847,808 · App. 13/913,752 · Granted Sep 30, 2014

Process, voltage, and temperature insensitive biasing

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,847,808
App. No.
13/913,752
Granted
Sep 30, 2014
Kind
B1
Abstract

A biasing circuit facilitates process, temperature, and voltage insensitive operation of a circuit block. The biasing circuit may include a replicate circuit corresponding to the circuit block. The replicate circuit may be a low complexity version of the circuit block that includes selected process, temperature, or voltage sensitive components of the circuit block. The biasing circuit enforces bias conditions on the circuit block that are informed by the response of the replicate circuit to variations in process, temperature, and voltage.

Claims (58)

1. A device comprising:

a digital to analog converter configured to generate an analog baseband signal meeting a performance requirement outside of a predetermined frequency range;

an inverter-based low pass filter comprising multiple inverters, the inverter-based low pass filter configured to:

receive the analog baseband signal; and

filter the analog baseband signal for noise rejection outside the predetermined frequency range; and

biasing logic configured to supply a target current to the inverter-based low pass filter such that the inverter-based low pass filter meets a performance criterion.

2. The device of claim 1 , where the performance criterion comprises a linearity requirement for the inverter-based low pass filter; and

where the biasing logic is configured to supply the target current such that the inverter-based low pass filter meets the performance criterion when operating in a particular temperature range.

3. The device of claim 1 , where the performance criterion comprises a linearity requirement for the inverter-based low pass filter; and

where the biasing logic is configured to supply the target current such that the inverter-based low pass filter meets the performance criterion when operating at a particular process corner.

4. The device of claim 1 , where the performance criterion comprises a linearity requirement for an inverter of the inverter-based low pass filter; and

where the biasing logic is configured to supply the target current such that the inverter-based low pass filter meets the performance criterion when a particular voltage is supplied to the inverter-based low pass filter.

5. The device of claim 1 , further comprising

a passive mixer configured to:

receive a filtered analog baseband signal from the inverter-based low pass filter; and

mix the filtered analog baseband signal without consuming power from an external power source.

6. The device of claim 1 , where the biasing logic comprises a replicate circuit comprising a transistor section with a width/length ratio proportional to a width/length ratio of a transistor section of the inverter-based low pass filter such that the target current is proportional to a replicate current that flows through replicate circuit.

7. The device of claim 6 , where the biasing logic is configured to supply the target current to the inverter-based low pass filter by:

supplying the replicate current to the replicate circuit; and

matching a voltage of the inverter-based low pass filter with a voltage of the replicate circuit to force the target current through the inverter-based low pass filter.

8. A device comprising:

a digital to analog converter configured to generate an analog baseband signal meeting a performance requirement outside of a predetermined frequency range;

an inverter-based low pass filter comprising an inverter, the inverter-based low pass filter configured to:

receive the analog baseband signal; and

filter the analog baseband signal for noise rejection outside the predetermined frequency range; and

biasing logic configured to supply a target current to the inverter-based low pass filter such that the low pass filter meets a linearity requirement for processing the analog baseband signal; and

current adjustment logic configured to adjust the target current supplied to the inverter-based low pass filter in response to a change in an operating condition of the inverter-based low pass filter.

9. The device of claim 8 , where the current adjustment logic is configured to determine a change in temperature of the inverter-based low pass filter, and in response:

adjust the target current supplied to the inverter-based low pass filter when the change in temperature causes the inverter to fail the linearity requirement.

10. The device of claim 8 , where the current adjustment logic is configured to determine a change in a process corner the inverter-based low pass filter is operating in, and in response:

adjust the target current supplied to the inverter-based low pass filter when the change in the process corner causes the inverter to fail the linearity requirement.

11. The device of claim 8 , where the current adjustment logic is configured to determine a change in a supply voltage that the inverter-based low pass filter receives, and in response:

adjust the target current supplied to the inverter-based low pass filter when the change in the voltage causes the inverter to fail the linearity requirement.

12. The device of claim 8 , further comprising

a passive mixer configured to:

receive a filtered analog baseband signal from the inverter-based low pass filter; and

mix the filtered analog baseband signal without increasing a voltage swing of the filtered analog baseband signal.

13. The device of claim 8 , where the biasing logic comprises a replicate circuit with a transistor characteristic proportional to a transistor characteristic of an inverter in the inverter-based low pass filter such that the target current is proportional to a replicate current that flows through replicate circuit.

14. The device of claim 13 , where the biasing logic is configured to supply the target current to the inverter-based low pass filter by:

supplying the replicate current to the replicate circuit; and

matching a voltage of the inverter-based low pass filter with a voltage of the replicate circuit to force the target current through the inverter based low pass filter.

15. A method comprising:

through communication logic of a communication device:

converting a digital baseband signal to an analog baseband signal through a digital-to-analog converter, where converting comprises:

filtering noise outside of a predetermined frequency band through the digital-to-analog converter;

providing a bias current to an inverter-based low pass filter such that the inverter-based low pass filter satisfies a performance criterion for communicating the analog baseband signal, where the performance criterion comprises a linearity requirement of an inverter in the inverter-based low pass filter;

obtaining a filtered analog baseband signal by filtering the analog baseband signal through the inverter-based low pass filter; and

mixing the filtered analog baseband signal without increasing a voltage swing of the filtered analog baseband signal.

16. The method of claim 15 , where mixing the filtered analog baseband signal without increasing a voltage swing comprises:

mixing the filtered analog baseband signal through a passive mixer that does not include an inductor for increasing the voltage swing.

17. The method of claim 15 , where filtering noise outside of a predetermined frequency band through the digital-to-analog converter comprises:

filtering the noise outside of the predetermined frequency band through a field impulse response digital-to-analog converter.

18. The method of claim 15 , where providing the bias current to the inverter-based low pass filter comprises:

providing a replicate current through a replicate circuit;

forcing the bias current to flow through inverter-based low pass filter where the replicate current is proportional to the bias current.

19. The method of claim 18 , where forcing the bias current to flow through inverter-based low pass filter comprises utilizing an op amp to ensure a voltage of the inverter-based low pass filter is the same as a voltage of the replicate circuit.

20. The method of claim 15 , further comprising:

determining, as the bias current, a minimum current to supply to the inverter-based low pass filter that satisfies the performance criterion for communicating the analog baseband signal.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERROR IN RECORDING THE MERGER IN THE INCORRECT US PATENT NO. 8,876,094 PREVIOUSLY RECORDED ON REEL 047351 FRAME 0384. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 8, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 049248/0558 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EFFECTIVE DATE OF THE MERGER PREVIOUSLY RECORDED AT REEL: 047230 FRAME: 0910. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Oct 29, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047351/0384 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047230/0910 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →