IP Library Granted Patent US 9,117,793
Granted Patent B2
US 9,117,793 · App. 13/930,101 · Granted Aug 25, 2015

Air cavity packages having high thermal conductivity base plates and methods of making

Inventors: George Michael Wityak (Albuquerque, NM); Richard Koba (Saugus, MA)
Assignee: Materion Corporation
H01L23/3732H01L23/34H01L23/3733H01L23/3736H01L23/49568H01L23/49575H01L23/49586H01L2924/0002
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,117,793
App. No.
13/930,101
Granted
Aug 25, 2015
Kind
B2
Abstract

A high thermal conductivity base plate is provided for use in air cavity packages. The base plate is at least partially comprised of a composite made of silver-diamond or a silver alloy-diamond. In some embodiments, the base plate is entirely comprised of the composite. In other embodiments, the base plate has a core made of the composite. The core can include at least one outer layer on the core. The semiconductor package can include one or more dice or transistors on the base plate, an insulated frame on the base plate, and one or more leads on the insulated frame.

Claims (23)

1. A semiconductor package comprising a baseplate at least partially formed of a composite comprising CuAg eutectic and molybdenum coated diamond.

2. The semiconductor package of claim 1 , wherein the base plate is entirely comprised of the composite.

3. The semiconductor package of claim 1 , wherein the base plate comprises a core made of the composite and at least one outer layer on the core.

4. The semiconductor package of claim 3 , wherein the core is formed only in a dice or transistor mounting region.

5. The semiconductor package of claim 1 , wherein the base plate comprises a core made of the composite formed only in a dice or transistor mounting region and an outer region surrounding the core.

6. The semiconductor package of claim 5 , further comprising at least one outer layer on the core and the outer region.

7. The semiconductor package of claim 5 , wherein the outer region is a continuous phase of the CuAg eutectic.

8. The semiconductor package of claim 1 , further comprising an insulated frame mounted on the base plate around a dice or transistor mounting region.

9. The semiconductor package of claim 8 , further comprising one or more conductive leads on the insulated frame.

10. A semiconductor package comprising:

a base plate at least partially comprised of a composite made of silver-diamond, wherein the base plate comprises a core made of the composite, and wherein the silver in the silver-diamond composite comprises pure silver or a silver alloy; and

an outer region surrounding the core, wherein the outer region is a continuous phase of the pure silver or silver alloy of the core.

11. The semiconductor package of claim 10 , wherein the silver in the silver-diamond composite comprises a silver alloy, wherein the silver alloy is CuAg eutectic.

12. The semiconductor package of claim 10 , wherein the base plate is entirely comprised of the composite.

13. The semiconductor package of claim 10 , further comprising at least one outer layer on the outer region.

14. The semiconductor package of claim 13 , further comprising one or more dice or transistors mounted on the at least one outer layer.

15. The semiconductor package of claim 14 , wherein the core is formed only in regions of the one or more dice or transistors.

16. The semiconductor package of claim 10 , further comprising one or more dice or transistors mounted on the base plate.

17. The semiconductor package of claim 16 , further comprising an insulated frame mounted on the base plate around the one or more dice or transistors.

18. The semiconductor package of claim 17 , further comprising one or more conductive leads on the insulated frame.

19. The semiconductor package of claim 10 , further comprising an insulated frame mounted on the base plate.

20. The semiconductor package of claim 19 , further comprising one or more conductive leads on the insulated frame.

21. The semiconductor package of claim 10 , wherein the diamond is coated with one or more layers selected from the group consisting of Cr, W, Mo, Co, Cu, Ti, Si, SiC, TiN, TiC, Ta, Zr, and any combinations thereof.

Assignments (2)
SECURITY INTEREST Recorded Sep 25, 2019
From: MATERION CORPORATION
To: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Reel/Frame 050493/0809 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: WITYAK, GEORGE M., MR.; KOBA, RICHARD, MR.
To: MATERION CORPORATION
Reel/Frame 031184/0161 →
Continuity (2)
Provisional Application 61666249 · Jun 29, 2012
Related Publication 20140001628A1 · Jan 2, 2014