IP Library Granted Patent US 9,611,797
Granted Patent B2
US 9,611,797 · App. 13/934,431 · Granted Apr 4, 2017

Direct injection flexible multiplexing scheme

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,611,797
App. No.
13/934,431
Granted
Apr 4, 2017
Kind
B2
Abstract

An engine system may include a specified number of injectors and an engine control unit (ECU) having pins to which the injectors may be coupled. The ECU may include a controller implemented in hardware, software, or combination of both, and capable of switching between different multiplexing configurations, where each multiplexing configuration includes a specified number of individual injectors coupled across corresponding pairs of pins. The controller may select one multiplexing configuration from the number of specified multiplexing configurations without requiring any hardware adjustments to be made to the injectors and/or pins. The controller may also operate the individual injectors through the corresponding pairs of pins in an active multiplexing configuration selected by the controller. In at least one multiplexing configuration, the controller may control low-side switches at certain pins of the corresponding pairs of pins, and independent high-side switches at the remaining pins of the corresponding pairs of pins.

Claims (58)

1. An engine control system comprising:

a plurality (N) of pins, each pin of the N pins configured to couple to an injector; and

a control unit configured to:

switch between a plurality (P) of multiplexing configurations, wherein each multiplexing configuration of the P multiplexing configurations comprises a different combination of specified individual injectors of a plurality (M) of injectors coupled across corresponding pairs of pins of the N pins, and wherein when the control unit switches to a respective multiplexing configuration of the P multiplexing configurations, the respective multiplexing configuration becomes an active multiplexing configuration; and

operate the specified individual injectors through the corresponding pairs of pins in the active multiplexing configuration;

wherein N is an integer greater than 2, and M is an integer greater than 1.

2. The engine control system of claim 1 , wherein the control unit comprises one or more of:

a field programmable gate array (FPGA) programmable to perform the switching between the P multiplexing configurations; or

a central processing unit configured to execute code to perform the switching between the P multiplexing configurations.

3. The engine control system of claim 1 , wherein the control system is configured to operate the specified individual injectors by controlling switches configured at the corresponding pairs of pins.

4. The engine control system of claim 1 , wherein for at least one multiplexing configuration:

a first pin of the N pins has a low-side switch configured to couple to respective first terminals of at least two individual injectors of the M injectors; and

a respective second terminal of each of the at least two individual injectors is configured to couple to a different respective pin of the N pins, wherein each different respective pin has an independent high-side switch.

5. The engine control system of claim 1 , wherein M=(N−1)*N/2.

6. The engine control system of claim 1 , wherein for at least one multiplexing configuration, the N pins are configured to couple to a total number of N−1 injectors of the M injectors.

7. The engine control system of claim 1 ;

wherein when the specified individual injectors are of a first type, for at least one multiplexing configuration:

a first pin of the N pins has a low-side switch configured to couple to respective first terminals of at least two specified individual injectors of the M injectors; and

a respective second terminal of each of the at least two specified individual injectors is configured to couple to a different respective pin of the N pins, wherein each different respective pin has an independent high-side switch; and

wherein when the specified individual injectors are of a second type, for at least one multiplexing configuration:

a respective first terminal of each of at least two specified individual injectors of the M injectors is configured to couple to a different respective pin of the N pins, wherein each different respective pin has a low-side switch and a high-side switch; and

a respective second terminal of each of the at least two specified individual injectors is configured to couple to a different respective pin of the N pins other than the different respective pins to which the respective first terminal of each of the at least two specified individual injectors is coupled, wherein each different respective pin has a low-side switch and a high-side switch.

8. A method for operating fuel injectors, the method comprising:

switching, by a control circuit, between a plurality of multiplexing configurations, wherein switching to a multiplexing configuration of the plurality of multiplexing configurations makes the multiplexing configuration an active multiplexing configuration until switching to a different multiplexing configuration, wherein each multiplexing configuration of the plurality of multiplexing configurations comprises a different combination of specified individual injectors of a first number (M) of injectors coupled across corresponding pairs of pins of a second number (N) of pins; and

electronically controlling the individual injectors in the active multiplexing configuration through the corresponding pairs of pins.

9. The method of claim 8 , wherein the control circuit is one or more of:

a field programmable gate array (FPGA); or

a central processing unit executing code.

10. The method of claim 8 , wherein said electronically controlling the individual injectors comprises one or more of:

controlling switches configured at the corresponding pairs of pins;

reading corresponding analog-to-digital converter data; or

setting corresponding digital-to-analog converters.

11. The method of claim 8 , wherein said electronically controlling the individual injectors comprises:

controlling a low-side switch at a first pin of the N pins configured to couple to a respective first terminal of each individual injector of at least two individual injectors of the M injectors; and

controlling independent high-side switches at different respective pins of the N pins, wherein each different respective pin is configured to couple to a respective second terminal of a corresponding individual injector of the at least two individual injectors.

12. The method of claim 8 , wherein said electronically controlling the individual injectors comprises controlling N−1 injectors of the M injectors coupled to the N pins.

13. The method of claim 8 , wherein M=(N−1)*N/2.

14. The method of claim 8 , wherein said switching between the plurality of multiplexing configurations comprises switching to at least one multiplexing configuration that comprises:

a first pin of the N pins having a high-side switch and a low-side switch, and coupled to a first terminal of a specified individual injector of the M injectors; and

a second pin of the N pins having a high-side switch and a low-side switch, and coupled to a second terminal of the specified individual injector of the M injectors.

15. An engine system comprising:

a plurality (M) of injectors; and

an engine control unit (ECU) comprising:

a plurality (N) of pins coupled to the M injectors; and

a controller configured to:

switch between a plurality of multiplexing configurations, wherein each multiplexing configuration of the plurality of multiplexing configurations comprises a different combination of specified individual injectors of the M of injectors coupled across corresponding pairs of pins of the N pins, and wherein each respective multiplexing configuration of the plurality of multiplexing configurations becomes an active multiplexing configuration when the controller is switched to the respective multiplexing configuration; and

control the specified individual injectors through the corresponding pairs of pins in the active multiplexing configuration.

16. The engine system of claim 15 , wherein the controller is implemented as one or more of:

a field programmable gate array (FPGA); or

a central processing unit configured to execute code.

17. The engine system of claim 15 , wherein for at least one multiplexing configuration, to control the specified individual injectors the controller is configured to:

control a low-side switch and a high-side switch at a first pin of the corresponding pairs of pins, wherein the first pin is coupled to a respective first terminal of a specified individual injector; and

control a low-side switch and a high-side switch at a second pin of the corresponding pairs of pins, wherein the second pin is coupled to a respective second terminal of the specified individual injector.

18. The engine system of claim 15 , wherein the controller is configured to operate the specified individual injectors by controlling switches configured at the corresponding pairs of pins.

19. The engine system of claim 15 , wherein for at least one multiplexing configuration, to control the specified individual injectors the controller is configured to:

control a low-side switch at a first pin of the corresponding pairs of pins, wherein the first pin is coupled to respective first terminals of at least two specified individual injectors; and

control a respective independent high-side switch at each different respective pin of remaining pins of the corresponding pairs of pins, wherein each respective pin of the remaining pins is coupled to a respective second terminal of a corresponding specified individual injector of the at least two individual injectors.

20. The engine system of claim 1 , wherein M is less than or equal to (N−1)*N/2.

Assignments (5)
RELEASE OF SECURITY INTEREST IN PATENTS (REEL/FRAME 057280/0028) Recorded Oct 13, 2023
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
To: NATIONAL INSTRUMENTS CORPORATION
Reel/Frame 065231/0466 →
RELEASE OF SECURITY INTEREST IN PATENTS (REEL/FRAME 052935/0001) Recorded Oct 13, 2023
From: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT
To: NATIONAL INSTRUMENTS CORPORATION; PHASE MATRIX, INC.
Reel/Frame 065653/0463 →
SECURITY INTEREST Recorded Jun 18, 2021
From: NATIONAL INSTRUMENTS CORPORATION
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 057280/0028 →
SECURITY INTEREST Recorded Jun 14, 2020
From: NATIONAL INSTRUMENTS CORPORATION; PHASE MATRIX, INC.
To: WELLS FARGO BANK, NATIONAL ASSOCIATION
Reel/Frame 052935/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2013
From: VIELE, MATTHEW
To: NATIONAL INSTRUMENTS CORPORATION
Reel/Frame 030733/0967 →