IP Library Granted Patent US 8,988,149
Granted Patent B2
US 8,988,149 · App. 13/942,303 · Granted Mar 24, 2015

Amplifier circuit and method of amplifying a signal in an amplifier circuit

Inventor: John Paul Lesso (Edinburgh, GB)
Assignee: Cirrus Logic International (UK) Limited
H03G3/001H03F1/0227H03F1/0261H03F1/30H03F3/185H03F3/193
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,988,149
App. No.
13/942,303
Granted
Mar 24, 2015
Kind
B2
Abstract

An amplifier circuit, comprising: an input, for receiving an input signal to be amplified; a power amplifier, for amplifying the input signal; a switched power supply, having a switching frequency, for providing at least one supply voltage to the power amplifier; and a dither block, for dithering the switching frequency of the switched power supply. The dither block is controlled based on the input signal. Another aspect of the invention involves using first and second switches, each having different capacitances and resistances, and using the first or second switch depending on the input signal or volume signal. Another aspect of the invention involves controlling a bias signal provided to one or more components in the signal path based on the input signal or volume signal.

Claims (63)

1. An amplifier circuit, comprising:

an input, for receiving a digital input signal to be amplified;

a playback path comprising one or more components, for receiving the input signal and amplifying the input signal; and

a bias generator for generating at least one bias and providing the at least one bias to at least one of the one or more components in the playback path;

wherein the at least one bias supplied by the bias generator is controlled based on the input signal; and

wherein said one or more components comprises a digital-to-analog converter (DAC) for converting the digital input signal to analog, said DAC being provided with said at least one bias.

2. An amplifier circuit as claimed in claim 1 , further comprising:

an envelope detector for detecting the envelope of the input signal and for outputting a control signal in accordance with the detected input signal envelope, wherein the bias generator is controlled by the control signal.

3. An amplifier circuit as claimed in claim 1 , wherein the one or more components comprises a preamplifier, for receiving the input signal and outputting a pre-amplified signal, and wherein said at least one bias is provided to the preamplifier.

4. An amplifier circuit as claimed in claim 1 , wherein the one or more components comprises a power amplifier, said power amplifier being provided with said at least one bias.

5. An amplifier circuit as claimed in claim 4 , further comprising a variable voltage power supply for supplying at least one supply voltage to the power amplifier.

6. An amplifier circuit as claimed in claim 5 , wherein the variable voltage power supply is a level-shifting charge pump.

7. An amplifier circuit as claimed in claim 6 , wherein said level shifting charge pump supplies a plurality of supply voltages to the power amplifier, said level shifting charge pump comprising:

an input terminal and a common terminal for connection to an input voltage;

first and second output terminals for outputting said plurality of supply voltages, said output terminals in use being connected to said common terminal via respective first and second loads and also via respective first and second reservoir capacitors;

first and second flying capacitor terminals for connection to a flying capacitor;

a network of switches that is operable in a plurality of different states for interconnecting said terminals; and

a controller for operating said switches in a sequence of said states, said sequence being adapted repeatedly to transfer packets of charge from said input terminal to said reservoir capacitors via said flying capacitor depending on the state, thereby generating positive and negative supply voltages together spanning a voltage approximately equal to the input voltage, and centered on the voltage at the common terminal.

8. An amplifier circuit as claimed in claim 5 , wherein the variable voltage power supply is a dual-mode charge pump.

9. An amplifier circuit as claimed in claim 8 , wherein said dual-mode charge pump supplies a plurality of supply voltages to the power amplifier, said dual-mode charge pump comprising:

an input terminal and a common terminal for connection to an input voltage;

first and second output terminals for outputting said plurality of supply voltages, said first and second output terminals being, in use, connected to said common terminal via respective first and second loads and also via respective first and second reservoir capacitors;

first and second flying capacitor terminals for connection to one flying capacitor;

a network of switches that is operable in a plurality of different states for interconnecting said terminals; and

a controller for operating said network of switches in a sequence of said different states,

wherein said controller is operable in first and second modes, and where, in the first of said modes, said sequence is adapted repeatedly to transfer packets of charge from said input terminal to said reservoir capacitors via said flying capacitor depending on the state, thereby generating positive and negative supply voltages together spanning a voltage approximately equal to the input voltage, and centered on the voltage at the common terminal.

10. An amplifier circuit, comprising:

an input, for receiving a digital input signal to be amplified;

a playback path comprising one or more components, for receiving the input signal and amplifying the input signal based on said volume signal; and

a bias generator for generating at least one bias and providing the at least one bias to at least one of the one or more components in the playback path;

wherein the at least one bias supplied by the bias generator is controlled based on the volume signal; and

wherein said one or more components comprises a digital-to-analog converter (DAC) for converting the digital input signal to analog, and wherein said at least one bias is provided to the DAC.

11. An amplifier circuit as claimed in claim 10 , wherein the at least one bias is further controlled based on the input signal.

12. An amplifier circuit as claimed in claim 10 , further comprising:

an envelope detector for detecting the envelope of the input signal and for outputting a control signal in accordance with the detected input signal envelope, wherein the bias generator is controlled by the control signal.

13. An amplifier circuit as claimed in claim 10 , wherein said one or more components comprises a preamplifier for receiving said volume signal and preamplifying the input signal based on said volume signal, and wherein said at least one bias is provided to the preamplifier.

14. An amplifier circuit as claimed in claim 10 , wherein the one or more components comprises a power amplifier, and wherein said at least one bias is provided to the power amplifier.

15. An amplifier circuit as claimed in claim 14 , further comprising a variable voltage power supply for supplying at least one supply voltage to the power amplifier.

16. An amplifier circuit as claimed in claim 15 , wherein the variable voltage power supply is a level-shifting charge pump.

17. An amplifier circuit as claimed in claim 16 , wherein said level shifting charge pump supplies a plurality of supply voltages to the power amplifier, said level shifting charge pump comprising:

an input terminal and a common terminal for connection to an input voltage;

first and second output terminals for outputting said plurality of supply voltages, said output terminals in use being connected to said common terminal via respective first and second loads and also via respective first and second reservoir capacitors;

first and second flying capacitor terminals for connection to a flying capacitor;

a network of switches that is operable in a plurality of different states for interconnecting said terminals; and

a controller for operating said switches in a sequence of said states, said sequence being adapted repeatedly to transfer packets of charge from said input terminal to said reservoir capacitors via said flying capacitor depending on the state, thereby generating positive and negative supply voltages together spanning a voltage approximately equal to the input voltage, and centered on the voltage at the common terminal.

18. An amplifier circuit as claimed in claim 15 , wherein the variable voltage power supply is a dual-mode charge pump.

19. An amplifier circuit as claimed in claim 18 , wherein said dual-mode charge pump supplies a plurality of supply voltages to the power amplifier, said dual-mode charge pump comprising:

an input terminal and a common terminal for connection to an input voltage;

first and second output terminals for outputting said plurality of supply voltages, said first and second output terminals being, in use, connected to said common terminal via respective first and second loads and also via respective first and second reservoir capacitors;

first and second flying capacitor terminals for connection to one flying capacitor;

a network of switches that is operable in a plurality of different states for interconnecting said terminals; and

a controller for operating said network of switches in a sequence of said different states, wherein said controller is operable in first and second modes, and where, in the first of said modes, said sequence is adapted repeatedly to transfer packets of charge from said input terminal to said reservoir capacitors via said flying capacitor depending on the state, thereby generating positive and negative supply voltages together spanning a voltage approximately equal to the input voltage, and centered on the voltage at the common terminal.

20. An integrated circuit, comprising an amplifier circuit as claimed in claim 1 .

21. A system, comprising an integrated circuit as claimed in claim 20 wherein said system comprises at least one of an audio system; a portable device; a mains-powered device; an in-car entertainment system, an in-train entertainment system, an in-plane entertainment system; a noise cancellation system and a video system.

22. A method of amplifying a signal in an amplifier circuit, said amplifier circuit comprising a playback path for receiving a digital input signal and amplifying said input signal, said playback path comprising one or more components, said method comprising:

receiving the input signal; and

providing at least one bias to at least one of the one or more components;

wherein the at least one bias is controlled based on the input signal;

wherein said one or more components comprises a digital-to-analog converter (DAC) for converting the digital input signal to analog and the method comprises providing said DAC with said at least one bias.

23. A method of amplifying a signal in an amplifier circuit, said amplifier circuit comprising a playback path for receiving a digital input signal and amplifying said input signal based on a volume signal, said playback path comprising one or more components, said method comprising:

receiving the input signal; and

providing at least one bias to at least one of the one or more components;

wherein the at least one bias is controlled based on the volume signal; wherein said one or more components comprises a digital-to-analog converter (DAC) for converting the digital input signal to analog and the method comprises providing said DAC with said at least one bias.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2015
From: CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR LTD.
To: CIRRUS LOGIC INC.
Reel/Frame 035909/0190 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 2, 2015
From: CIRRUS LOGIC INTERNATIONAL (UK) LTD.
To: CIRRUS LOGIC INTERNATIONAL SEMICONDUCTOR LTD.
Reel/Frame 035806/0389 →
CHANGE OF NAME Recorded Apr 1, 2015
From: WOLFSON MICROELECTRONICS LTD
To: CIRRUS LOGIC INTERNATIONAL (UK) LTD.
Reel/Frame 035353/0413 →
CHANGE OF NAME Recorded Apr 1, 2015
From: WOLFSON MICROELECTRONICS PLC
To: WOLFSON MICROELECTRONICS LTD
Reel/Frame 035356/0096 →
Priority Claims (5)
GB 0715254.9 · Aug 3, 2007 · national
GB 0716920.4 · Aug 30, 2007 · national
GB 0716923.8 · Aug 30, 2007 · national
GB 0721431.5 · Oct 31, 2007 · national
GB 0806471.9 · Apr 9, 2008 · national
Continuity (3)
Continuation 13490070 · Jun 6, 2012
Continuation 12671656
Related Publication 20130300508A1 · Nov 14, 2013