IP Library Granted Patent US 9,024,390
Granted Patent B2
US 9,024,390 · App. 13/959,744 · Granted May 5, 2015

Semiconductor device

Inventor: Hiroki Miyajima (Toyama, JP)
Assignee: Panasonic Intellectual Property Management Co., Ltd.
H01L23/481H01L21/764H01L2224/0557H01L2224/13025H01L21/76898H01L21/7682H01L2924/00014H01L2224/0401
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,024,390
App. No.
13/959,744
Granted
May 5, 2015
Kind
B2
Abstract

The present invention aims to relax stress induced by through-silicon via formed on semiconductor substrate in order to prevent property fluctuation of a transistor. A semiconductor device includes a semiconductor substrate, a through-silicon via formed in semiconductor substrate, an insulating film formed between the semiconductor substrate and the through-silicon via, and a transistor formed on the semiconductor substrate so as to be apart from the through-silicon via with a predetermined distance. The insulating film does not exist on a region close to a surface of the semiconductor substrate between the semiconductor substrate and the through-silicon via. A gap is formed to be surrounded by the semiconductor substrate, the through silicon via, and the insulating film under the region close to the surface of the semiconductor substrate.

Claims (18)

1. A semiconductor device comprising:

a semiconductor substrate;

a through-silicon via formed in the semiconductor substrate;

an insulating film formed to be interposed between the semiconductor substrate and the through-silicon via; and

a transistor formed on the semiconductor substrate so as to be apart from the through-silicon via with a predetermined distance,

wherein the insulating film does not exist on a region close to a surface of the semiconductor substrate between the semiconductor substrate and the through-silicon via,

a gap is formed to be directly surrounded by the semiconductor substrate, the through-silicon via, and the insulating film under the region close to the surface of the semiconductor substrate, and

a portion of the semiconductor substrate and a portion of the through-silicon via are exposed in the gap.

2. The semiconductor device according to claim 1 ,

wherein the through-silicon via is formed to penetrate through a first interlayer insulating film formed on the semiconductor substrate, and

the gap is also formed in the first interlayer insulating film.

3. The semiconductor device according to claim 1 , wherein the predetermined distance and a depth of the gap from the surface of the semiconductor substrate are substantially equal to each other.

4. The semiconductor device according to claim 1 , further comprising:

a second interlayer insulating film on the through-silicon via, and

the second interlayer insulating film is embedded in a part of the gap.

5. The semiconductor device according to claim 1 , wherein the insulating film is made of a silicon nitride film.

6. The semiconductor device according to claim 1 , wherein a stress liner film that applies stress to the transistor is formed on the semiconductor substrate excluding a region on the through-silicon via and a surrounding region thereof.

7. The semiconductor device according to claim 1 , wherein the through-silicon via includes an outside barrier film and an inside conductive film.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE ERRONEOUSLY FILED APPLICATION NUMBERS 13/384239, 13/498734, 14/116681 AND 14/301144 PREVIOUSLY RECORDED ON REEL 034194 FRAME 0143. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Dec 24, 2020
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 056788/0362 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2020
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: PANASONIC SEMICONDUCTOR SOLUTIONS CO., LTD.
Reel/Frame 052755/0870 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 10, 2014
From: PANASONIC CORPORATION
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 034194/0143 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 10, 2014
From: MIYAJIMA, HIROKI
To: PANASONIC CORPORATION
Reel/Frame 032178/0608 →
Priority Claims (1)
JP 2012-101097 · Apr 26, 2012 · national
Continuity (2)
Continuation PCTJP2012007841 · Dec 7, 2012
Related Publication 20130320562A1 · Dec 5, 2013