IP Library Granted Patent US 9,351,404
Granted Patent B2
US 9,351,404 · App. 13/989,292 · Granted May 24, 2016

Electronic device

Inventor: Hirotaka Satake (Tottori, JP)
Assignee: HITACHI METALS, LTD.
H05K1/181H01L23/552H01L23/66H01P1/20345H03F3/195H03F3/24H03F3/245H03F3/60H01L23/3677H01L23/49822H01L23/49827H01L23/50H01L24/32H01L24/48H01L24/73H01L2224/32225H01L2224/48227H01L2224/48235H01L2224/73265H01L2924/142H01L2924/19051H01L2924/19105H01L2924/3011H01L2924/3025H03F2200/06H03F2200/09H03F2200/165H03F2200/171H03F2200/294H03F2200/534H03F2200/541
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 9,351,404
App. No.
13/989,292
Granted
May 24, 2016
Kind
B2
Abstract

An electronic device comprising a laminate comprising pluralities of insulator layers each provided with conductor patterns, and an amplifier-constituting semiconductor device mounted to a mounting electrode formed on an upper surface of the laminate, a first ground electrode being formed on an insulator layer near an upper surface of the laminate; a second ground electrode being formed on an insulator layer near a lower surface of the laminate; the first ground electrode being connected to the mounting electrode through pluralities of via-holes; conductor patterns constituting the first circuit block being disposed in a region below the amplifier-constituting semiconductor device between the first ground electrode and the second ground electrode; and at least part of a conductor pattern for a line connecting the first circuit block to the amplifier-constituting semiconductor device being disposed on an insulator layer sandwiched by the mounting electrode and the first ground electrode.

Claims (13)

1. An electronic device comprising:

a laminate comprising pluralities of insulator layers each provided with conductor patterns, and an amplifier-constituting semiconductor device mounted to a mounting electrode formed on an upper surface of said laminate,

a first ground electrode being formed on an insulator layer near an upper surface of said laminate;

a second ground electrode being formed on an insulator layer near a lower surface of said laminate;

said first ground electrode being connected to said mounting electrode through pluralities of via-holes;

conductor patterns constituting a first circuit block being disposed in a region below said amplifier-constituting semiconductor device between said first ground electrode and said second ground electrode, and

at least part of a conductor pattern for a line connecting said first circuit block to said amplifier-constituting semiconductor device being disposed on an insulator layer sandwiched by said mounting electrode and said first ground electrode, the at least part of the conductor pattern overlapping the mounting electrode and the first ground electrode in a lamination direction.

2. The electronic device according to claim 1 , wherein the at least part of said conductor pattern for the connecting line is a stripline connected to a via-hole connected to an output end of said first circuit block and a via-hole connected to a terminal electrode of the amplifier-constituting semiconductor device.

3. The electronic device according to claim 1 , wherein said via-holes are formed around said conductor pattern for the connecting line.

4. The electronic device according to claim 1 , wherein conductor patterns for power-supplying lines connected to said amplifier-constituting semiconductor device are formed on at least one of an insulator layer above said first ground electrode and an insulator layer below said second ground electrode.

5. The electronic device according to claim 1 , wherein said laminate has a third ground electrode on the lower surface, said third ground electrode being connected to said second ground electrode through pluralities of via-holes.

6. The electronic device according to claim 1 , wherein insulator layers between said mounting electrode and said third ground electrode in said laminate are provided with pluralities of via-holes connected in a lamination direction and arranged linearly in an in-plane direction; and wherein the inside of said laminate between said first ground electrode and said second ground electrode is partitioned to at least two regions by a shield constituted by said via-holes arranged linearly.

7. The electronic device according to claim 1 , wherein said at least part of the conductor pattern is directly between said mounting electrode and first ground electrode.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2021
From: HITACHI METALS, LTD.
To: MURATA MANUFACTURING CO., LTD.
Reel/Frame 057780/0617 →
CHANGE OF ADDRESS Recorded Oct 12, 2021
From: HITACHI METALS, LTD.
To: HITACHI METALS, LTD.
Reel/Frame 057778/0737 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 23, 2013
From: SATAKE, HIROTAKA
To: HITACHI METALS, LTD.
Reel/Frame 030477/0688 →
Priority Claims (1)
JP 2010-260995 · Nov 24, 2010 · national
Continuity (1)
Related Publication 20130250536A1 · Sep 26, 2013